Sub-1V V-I converter-based voltage-controlled oscillator with a linear gain characteristic

被引:3
作者
Choi, HyungJin [1 ]
Min, Young-Jae [1 ]
Ko, Jaehong [1 ]
Han, Miseon [1 ]
Han, Youngsun [2 ]
机构
[1] Korea Univ, Dept Elect & Comp Engn, 415 New Engn Bldg, Seoul 02841, South Korea
[2] Kyungil Univ, Dept Elect Engn, 202 2nd Engn Bldg, Gyongsan 38428, South Korea
关键词
voltage-controlled oscillator (VCO); phase-locked loop (PLL); display driver integrated circuit (DDI); NOISE; VCO;
D O I
10.1587/elex.14.20170610
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter proposes a novel sub-1V voltage-current (V-I) converter- based voltage-controlled oscillator (VCO) for the low-voltage phaselocked loop (PLL) of display driver integrated circuit. The proposed VCO improves on the state-of-the-art V-I converter-based VCO, which uses a firstorder current equation for the VCO, to achieve linear voltage-to-frequency gain of the VCO (K-VCO) over the full range of the control voltage, from the ground to the supply voltage in sub-1V CMOS technology. To obtain a full supply transition output with high immunity to noise, the improved VCO is designed to control the gate voltage of a metal-oxide-semiconductor fieldeffect transistor (MOSFET), instead of the supply voltage of a ring oscillator without significant area overhead. As a result, the proposed VCO obtains a linear KVCO with a wider control voltage range than a conventional VCO when its tuning range is from 1.25 to 3.6 GHz in a 65 nm 1.0V CMOS technology.
引用
收藏
页数:7
相关论文
共 10 条
[1]   A differential common drain Colpitts VCO circuit suitable for sub-1V low phase noise [J].
Jeon, Man-Young ;
Lee, Haeng-Woo .
IEICE ELECTRONICS EXPRESS, 2011, 8 (10) :755-761
[2]   A 5-Gbit/s CDR circuit with 1.4 mW multi-PFD phase rotating PLL [J].
Kim, Kyoung-Ho ;
Bae, Jun-Han ;
Jun, Young-Hyun ;
Kwon, Kee-Won .
IEICE ELECTRONICS EXPRESS, 2014, 11 (24)
[3]   V-I converter-based voltage-controlled oscillator with improved linear gain characteristic [J].
Ko, Jaehong ;
An, Chang-Ho ;
Kim, Chulwoo ;
Kim, Soo-Won .
ELECTRONICS LETTERS, 2015, 51 (15) :1211-1212
[4]  
Kokubo M, 2003, IEICE T ELECTRON, VE86C, P71
[5]   A 1.1 mW/Gb/s 10 Gbps half-rate clock-embedded transceiver for high-speed links in 65 nm CMOS [J].
Lee, Kyongsu ;
Kim, Youngjin ;
Son, Kyungsub ;
Lee, Sangmin ;
Kang, Jin-Ku .
IEICE ELECTRONICS EXPRESS, 2014, 11 (17)
[6]   A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation [J].
Mansuri, M ;
Yang, CKK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) :1804-1812
[7]  
Mansuri M., 2003, ISSCC, DOI [10.1109/ISSCC.2003.1234370, DOI 10.1109/ISSCC.2003.1234370]
[8]   Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells [J].
Wang, San-Fu .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) :1801-1807
[9]   A 2.0 Gb/s Clock-Embedded Interface for Full-HD 10-Bit 120 Hz LCD Drivers With 1/5-Rate Noise-Tolerant Phase and Frequency Recovery [J].
Yamaguchi, Koichi ;
Hori, Yoshihiko ;
Nakajima, Keiichi ;
Suzuki, Kazumasa ;
Mizuno, Masayuki ;
Hayama, Hiroshi .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3560-3567
[10]   A 2-8 GHz Wideband Dually Frequency-Tuned Ring-VCO With a Scalable KVCO [J].
Yoo, Seyeon ;
Kim, Jae Joon ;
Choi, Jaehyouk .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (11) :602-604