Simultaneous Partitioning and Signals Grouping for Time-Division Multiplexing in 2.5D FPGA-Based Systems

被引:17
作者
Chen, Shih-Chun [1 ]
Sun, Richard [2 ]
Chang, Yao-Wen [1 ,3 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Synopsys Inc, Mountain View, CA USA
[3] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
来源
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS | 2018年
关键词
Field Programmable Gate Array; Partitioning; Physical Design; Signal Grouping; Time-Division Multiplexing;
D O I
10.1145/3240765.3240847
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The 2.5D FPGA is a promising technology to accommodate a large design in one FPGA chip, but the limited number of inter-die connections in a 2.5D FPGA may cause routing failures. To resolve the failures, input/output time-division multiplexing is adopted by grouping cross-die signals to go through one routing channel with a timing penalty after netlist partitioning. However, grouping signals after partitioning might lead to a suboptimal solution. Consequently, it is desirable to consider simultaneous partitioning and signal grouping although the optimization objectives of partitioning and grouping are different, and the time complexity of such simultaneous optimization is usually high. In this paper, we propose a simultaneous partitioning and grouping algorithm that can not only integrate the two objectives smoothly, but also reduce the time complexity to linear time per partitioning iteration. Experimental results show that our proposed algorithm outperforms the state-of-the-arts flow in both cross-die signal timing criticality and system-clock periods.
引用
收藏
页数:7
相关论文
共 11 条
  • [1] Logic emulation with virtual wires
    Babb, J
    Tessier, R
    Dahl, M
    Hanono, SZ
    Hoki, DM
    Agarwal, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (06) : 609 - 626
  • [2] Chaware R., 2012, P IEEE ECTC
  • [3] Fiduccia CM., 1988, Papers on Twentyfive years of Electronic Design Automation, P241
  • [4] Challenges in Large FPGA-based Logic Emulation Systems
    Hung, William N. N.
    Sun, Richard
    [J]. PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), 2018, : 26 - 33
  • [5] Inagi M., 2009, P IEEE FPL
  • [6] Karypis G., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P343, DOI 10.1109/DAC.1999.781339
  • [7] Multilevel hypergraph partitioning: Applications in VLSI domain
    Karypis, G
    Aggarwal, R
    Kumar, V
    Shekhar, S
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 69 - 79
  • [8] Pin Assignment Optimization for Multi-2.5D FPGA-based Systems
    Kuo, Wan-Sin
    Zhang, Shi-Han
    Mak, Wai-Kei
    Sun, Richard
    Leow, Yoon Kah
    [J]. PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), 2018, : 106 - 113
  • [9] Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD
    Murray, Kevin E.
    Whitty, Scott
    Liu, Suya
    Luu, Jason
    Betz, Vaughn
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (02)
  • [10] Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs
    Nasiri, Ehsan
    Shaikh, Javeed
    Pereira, Andre Hahn
    Betz, Vaughn
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1821 - 1834