Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories

被引:149
作者
Karam, Robert [1 ]
Puri, Ruchir [2 ]
Ghosh, Swaroop [3 ]
Bhunia, Swarup [4 ]
机构
[1] Case Western Reserve Univ, Cleveland, OH 44106 USA
[2] IBM Watson Res Ctr, Yorktown Hts, NY 10598 USA
[3] Univ S Florida, Tampa, FL 33620 USA
[4] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Associative memory (AM); binary CAM; computing with memory; content-addressable memory (CAM); nano-CAM; ternary CAM; transactional memory (TM); RANDOM-ACCESS MEMORY; SCHEME; TCAM; PERFORMANCE; PARALLEL; CIRCUITS; SYNAPSE; DEVICE;
D O I
10.1109/JPROC.2015.2434888
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Content-addressable memory (CAM) and associative memory (AM) are types of storage structures that allow searching by content as opposed to searching by address. Such memory structures are used in diverse applications ranging from branch prediction in a processor to complex pattern recognition. In this paper, we review the emerging challenges and opportunities in implementing different varieties of CAM/AM structures. Beyond-CMOS silicon and nonsilicon memory technologies hold significant promise in implementing dense, fast, and energy-efficient CAM/AM structures. We describe circuit/architecture level implementations of CAM/AM using these technologies, as well as novel applications in different domains, including informatics, text analytics, data mining, and reconfigurable computing platforms.
引用
收藏
页码:1311 / 1330
页数:20
相关论文
共 95 条
  • [31] NEURAL NETWORKS AND PHYSICAL SYSTEMS WITH EMERGENT COLLECTIVE COMPUTATIONAL ABILITIES
    HOPFIELD, JJ
    [J]. PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA-BIOLOGICAL SCIENCES, 1982, 79 (08): : 2554 - 2558
  • [32] Hosomi M, 2005, INT EL DEVICES MEET, P473
  • [33] 3-D Content Addressable Memory Architectures
    Hu, Yong-Jyun
    Li, Jin-Fu
    Huang, Yu-Jen
    [J]. 2009 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING, PROCEEDINGS, 2009, : 59 - 64
  • [34] Huang L.-Y., 2014, S VLSI CIRCUITS DIG, P1, DOI [10.1109/VLSIC.2014.6858404, DOI 10.1109/VLSIC.2014.6858404]
  • [35] A 65 nm 0.165 fJ/Bit/Search 256 x 144 TCAM Macro Design for IPv6 Lookup Tables
    Huang, Po-Tsang
    Hwang, Wei
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (02) : 507 - 519
  • [36] Nanoscale Memristor Device as Synapse in Neuromorphic Systems
    Jo, Sung Hyun
    Chang, Ting
    Ebong, Idongesit
    Bhadviya, Bhavitavya B.
    Mazumder, Pinaki
    Lu, Wei
    [J]. NANO LETTERS, 2010, 10 (04) : 1297 - 1301
  • [37] The elusive memristor: properties of basic electrical circuits
    Joglekar, Yogesh N.
    Wolf, Stephen J.
    [J]. EUROPEAN JOURNAL OF PHYSICS, 2009, 30 (04) : 661 - 675
  • [38] 100 MBIT/S ADAPTIVE DATA COMPRESSOR DESIGN USING SELECTIVELY SHIFTABLE CONTENT-ADDRESSABLE MEMORY
    JONES, S
    [J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (04): : 498 - 502
  • [39] Kamisawa A., 1994, US Patent, Patent No. [5,291,436, 5291436]
  • [40] A 0.1-μm 1.8-V 256-Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation
    Kang, Sangbeom
    Cho, Woo Yeong
    Cho, Beak-Hyung
    Lee, Kwang-Jin
    Lee, Chang-Soo
    Oh, Hyung-Rok
    Choi, Byung-Gil
    Wang, Qi
    Kim, Hye-Jin
    Park, Mu-Hui
    Ro, Yn Hwan
    Kim, Suyeon
    Ha, Choong-Duk
    Kim, Ki-Sung
    Kim, Young-Ran
    Kim, Du-Eung
    Kwak, Choong-Keun
    Byun, Hyun-Geun
    Jeong, Gitae
    Jeong, Hongsik
    Kim, Kinam
    Shin, YunSueng
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) : 210 - 218