Stress analysis and design optimization of a wafer-level CSP by FEM simulations and experiments

被引:5
作者
Rzepka, S [1 ]
Höfer, E [1 ]
Simon, J [1 ]
Meusel, E [1 ]
Reichl, H [1 ]
机构
[1] Tech Univ Dresden, Dept Elect Engn, D-01062 Dresden, Germany
来源
51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE | 2001年
关键词
D O I
10.1109/ECTC.2001.927810
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A design assessment and optimization process for wafer-level CSPs is demonstrated. Besides the basic design, the thermal stress in WLCSPs with underfill and with increased standoff height, respectively, are analyzed by FEM simulations. The results are validated and a lifetime model is calibrated by experiments. Afterwards, a WLCSP with stacked balls is optimized using the FEM models. Its total gain in lifetime over the basic design is estimated to reach 780 %. WLCSP with optimum underfill even endure 10 and 20 times longer than the basic WLCSPs. Soft underfill, however, has almost no effect on the critical inelastic strain. In addition to these practical results, the paper discusses some of the risks of FEM models (such as the singularity problem) and proposes ways of avoiding or overcoming them.
引用
收藏
页码:704 / 714
页数:11
相关论文
共 11 条
[1]  
[Anonymous], MICROELECTRONICS PAC
[2]  
BEYER V, 3 INT C SEPT 28 30 9, P112
[3]  
Lau J., 2000, P 50 ECTC LAS VEG, P81
[4]  
MATTHEW LC, 1994 ITAP FLIP CHIP, P228
[5]  
*NEMI INC, 2000, NAT EL MAN TECHN ROA
[6]  
REICHL H, 1998, PATENBLATT, V118
[7]  
RZEPKA S, 1998, AUFBAU VERBINDUNGSTE, V10, P198
[8]   Board level reliability of a waferlevel CSP using stacked solder spheres and a solder support structure (S3) [J].
Simon, J ;
Reichl, H .
50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, :81-86
[9]   Future wafer level CSP packaging [J].
Simon, J .
2ND 1998 IEMT/IMC SYMPOSIUM, 1998, :30-34
[10]   The effects of underfill on the reliability of flip chip solder joints [J].
Su, P ;
Rzepka, S ;
Korhonen, M ;
Li, CY .
JOURNAL OF ELECTRONIC MATERIALS, 1999, 28 (09) :1017-1022