共 29 条
[1]
Barabasi A.-L., 1995, FRACTAL CONCEPTS SUR, DOI [10.1017/CBO9780511599798, DOI 10.1017/CBO9780511599798]
[2]
Determination of optimal parameters for CD-SEM measurement of line edge roughness
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2,
2004, 5375
:515-533
[3]
CD-SEM measurement of line edge roughness test patterns for 193 nm lithography
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2,
2003, 5038
:674-688
[4]
Towards a complete description of line width roughness: A comparison of different methods for vertical and spatial LER and LWR analysis and CD variation
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2,
2004, 5375
:967-977
[5]
Photo-resist line-edge roughness analysis using scaling concepts
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2,
2003, 5038
:901-909
[6]
Quantification of line-edge roughness of photoresists. II. Scaling and fractal analysis and the best roughness descriptors
[J].
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B,
2003, 21 (03)
:1019-1026
[7]
CROON JA, 2002, P IEDM
[8]
Effects of different processing conditions on line edge roughness for 193nm and 157nm resists
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2,
2004, 5375
:266-275
[9]
Preliminary evaluation of line-edge roughness metrology based on CD-SAXS
[J].
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2,
2004, 5375
:191-198
[10]
Kaya S, 2001, SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2001, P78