Integrated circuit packaging review with an emphasis on 3D packaging

被引:65
|
作者
Lancaster, Austin [1 ]
Keswani, Manish [1 ]
机构
[1] Univ Arizona, Dept Mat Sci & Engn, Tucson, AZ 85721 USA
关键词
Integrated circuit packaging; 3D packaging; Chip stacking; Package processing; Package functions; THROUGH-SILICON; FLIP-CHIP; COPPER; TECHNOLOGY; CHALLENGES; ELECTRODEPOSITION; INTERCONNECTION; RELIABILITY; DENSITY; NICKEL;
D O I
10.1016/j.vlsi.2017.09.008
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An introduction to the exciting and continuously growing topic of IC packaging is presented herein. This review starts with a beginner's level introduction to microelectronic packaging and its essential functions. These functions include environmental protection, mechanical stability, thermal management, and electrical connection. Important methods and process techniques for satisfying these essential functions are included. Knowledge of this material is important to understand the history and advancements of packaging technology. The history is reviewed in the context of technology advancement drivers and how they have ultimately led to 3D packaging. 3D packaging is the modern milestone in packaging technology, and it is described in detail. 3D packaging technology poses many advantageous but there are also serious design challenges to "overcome. 3D packaging architecture, advantages, processing, and current challenges become the focus in the second half of this paper.
引用
收藏
页码:204 / 212
页数:9
相关论文
共 50 条
  • [21] 3D Packaging and Supply Chain Management
    Collander, Paul
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 286 - 289
  • [22] Bioinspired approach for 3D packaging problem
    Kureichik, Vladimir
    Glushchenko, Alexander
    Kureichik, Vladimir, Jr.
    Orlov, Anton
    2016 IEEE 10TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2016, : 387 - 389
  • [23] Electroplating Copper Filling for 3D Packaging
    Nagai, Mizuki
    Tamari, Yusuke
    Saito, Nobutoshi
    Kuriyama, Fumio
    Fukunaga, Akira
    Owatari, Akira
    Shimoyama, Masashi
    Moore, Catherine
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 648 - +
  • [24] Packaging for 3D Optoelectronic stacked processors
    Marchand, PJ
    Zheng, XZ
    Huang, DW
    Ozguz, V
    Esener, S
    OPTOELETRONIC INTEGRATED CIRCUITS AND PACKAGING III, 1999, 3631 : 142 - 147
  • [25] Semiconductor packaging technology for 3D assembly
    Takahashi, Tomoko, 1600, Japan Institute of Electronics Packaging (17):
  • [26] Microstructural Considerations on the Reliability of 3D Packaging
    Huang, Zhiheng
    Wu, Zhiyong
    Xiong, Hua
    Ma, Yucheng
    ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 44 - 49
  • [27] 3D packaging solutions for a silicon micropump
    Kelly, G
    Alderman, J
    Lyden, C
    Barrett, J
    Morrissey, A
    Val, A
    Sbiaa, Z
    Camon, H
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 1227 - 1234
  • [28] A review of 3-D packaging technology
    Al-Sarawi, SF
    Abbott, D
    Franzon, PD
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1998, 21 (01): : 2 - 14
  • [29] Wafer level interconnects for 3D packaging
    Banerjee, SR
    Drayton, RF
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1513 - 1518
  • [30] CURRENT TRENDS IN INTEGRATED-CIRCUIT PACKAGING
    VERNON, RD
    WILLIAMS, CE
    AMERICAN CERAMIC SOCIETY BULLETIN, 1981, 60 (09): : 932 - 932