Low-Power and High-Performance Design of OpenGL ES 2.0 Graphics Processing Unit for Mobile Applications

被引:0
|
作者
Hsiao, Shen-Fu [1 ]
Li, Shang-Yu [1 ]
Tsao, Kai-Hsiang [2 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung, Taiwan
[2] Marvell Technol Grp Ltd, Hsinchu, Taiwan
来源
2015 IEEE INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP) | 2015年
关键词
computer graphics; graphics processing unit (GPU); low power design; OpenGL ES; SIMD;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Low-Power High-Speed graphics processing unit (GPU) is one of the key hardware components in modern mobile devices such as smart phones. This paper presents several methods to improve the execution performance and reduce the power of a previously designed programmable GPU for OpenGL ES 2.0 specification. The GPU has a vectored and single-instruction-multiple-data (SIMD) architecture that can execute a maximum of four concurrent scalar operations, and supports the functions of swizzle and write mask. Besides, a special function unit (SFU) is included in the GPU to compute complicate arithmetic functions such as reciprocal square-root, logarithm and exponential. As per performance improvements, hazard control and data forwarding mechanism are added in the GPU architecture to reduce the stalls caused by data dependency. Furthermore, the execution pipeline is re-designed so that the number of execution pipeline stages is reduced with more balanced delay in each stage. For power reduction, this paper presents several methods that disenable unused execution and/or memory units. The memory units are also partitioned into several banks so that only a small portion of memory is active during memory access. According to the experimental results, the new GPU designs have significant improvement in performance and power compared with the prior design.
引用
收藏
页码:110 / 114
页数:5
相关论文
共 50 条
  • [1] Design of a Programmable Vertex Processor in OpenGL ES 2.0 Mobile Graphics Processing Units
    Hsiao, Shen-Fu
    Wu, Po-Han
    Wen, Chia-Sheng
    Chen, Li-Yao
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [2] Design of a Programmable Vertex Processor in OpenGL ES 2.0 Mobile Graphics
    Hsiao, Shen-Fu
    Wu, Po-Han
    Wen, Chia-Sheng
    Chen, Li-Yao
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [3] Design Considerations for Low-Power High-Performance Mobile Logic and Memory Interfaces
    Palmer, Robert
    Poulton, John
    Fuller, Andrew
    Chen, Judy
    Zerbe, Jared
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 205 - +
  • [4] A LOW-POWER HIGH-PERFORMANCE POLYGON RENDERER FOR COMPUTER-GRAPHICS
    TAN, WC
    MENG, THY
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 9 (03): : 233 - 255
  • [5] FinFET SRAM for high-performance low-power applications
    Joshi, RV
    Williams, RQ
    Nowak, E
    Kim, K
    Beintner, J
    Ludwig, T
    Aller, I
    Chuang, C
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 69 - 72
  • [6] A High-Performance Low-Power SoC for Mobile One-Time Password Applications
    Mai, Songping
    Li, Chunhong
    Zhao, Yixin
    Zhang, Chun
    Wang, Zhihua
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1436 - 1439
  • [7] A Low-Power and High-Performance 10nm SRAM Architecture for Mobile Applications
    Clinton, Michael
    Cheng, Hank
    Liao, H. J.
    Lee, Robin
    Wu, Ching-Wei
    Yang, Johnny
    Hsieh, Hau-Tai
    Wu, Frank
    Yang, Jung-Ping
    Katoch, Atul
    Achyuthan, Arun
    Mikan, Donald
    Sheffield, Bryan
    Chang, Jonathan
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 210 - 210
  • [8] Design of high-performance low-power full adder
    Nehru, K.
    Shanmugam, A.
    INTERNATIONAL JOURNAL OF COMPUTER APPLICATIONS IN TECHNOLOGY, 2014, 49 (02) : 134 - 140
  • [9] High-performance and low-power memory-interface architecture for video processing applications
    Kim, H
    Park, IC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (11) : 1160 - 1170
  • [10] High-performance attribute reduction on graphics processing unit
    Jing, Si-Yuan
    Yang, Jun
    JOURNAL OF EXPERIMENTAL & THEORETICAL ARTIFICIAL INTELLIGENCE, 2020, 32 (06) : 977 - 996