On ΔΣ fractional-N frequency synthesizers

被引:0
作者
Zarkeshvari, F [1 ]
Noel, P [1 ]
Kwasniewski, T [1 ]
机构
[1] Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
来源
ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Delta Sigma fractional-N frequency synthesis achieves low phase noise performance while relaxing the Phase-Locked Loop (PLL) design constraints and reduces the desired channel spacing. This paper reviews the recent advanced techniques on the implementation of fractional-N frequency synthesizers and discusses their advantages and disadvantages. It also addresses the design options and the associated trade-offs.
引用
收藏
页码:509 / 512
页数:4
相关论文
共 50 条
[32]   Behavioral Simulation of Fractional-N PLL Frequency Synthesizers: Phase Approach [J].
Bruzdzinski, J. ;
Gronicz, J. ;
Aaltonen, L. ;
Halonen, K. .
BEC 2008: 2008 INTERNATIONAL BIENNIAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2008, :121-124
[33]   On the analysis of ΔΣ fractional-N frequency synthesizers for high-spectral purity [J].
De Muer, B ;
Steyaert, MSJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (11) :784-793
[34]   Comparing integer-N and fractional-N synthesizers [J].
Daly, B .
MICROWAVES & RF, 2001, 40 (09) :93-+
[36]   A new mechanism producing discrete spurious components in fractional-N frequency synthesizers [J].
Brennan, Paul V. ;
Wang, Hongyu ;
Jiang, Dai ;
Radmore, Paul M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (05) :1279-1288
[37]   Nonlinearity-Induced Spurs in Fractional-N Frequency Synthesizers: State of the Art [J].
Kennedy, Michael Peter .
2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, :823-826
[38]   Closed-loop nonlinear modeling of wideband ΣΔ fractional-N frequency synthesizers [J].
Hedayati, Hiva ;
Bakkaloglu, Bertan ;
Khalil, Waleed .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2006, 54 (10) :3654-3663
[39]   A Technique for In-Band Phase Noise Reduction in Fractional-N Frequency Synthesizers [J].
Wang, Chun-Ping ;
Lee, Tai-Cheng .
2016 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2016, :273-276
[40]   Initial Frequency Preset Technique for Fast Locking Fractional-N PLL Synthesizers [J].
Sohn, Jihoon ;
Shin, Hyunchol .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (04) :534-542