Inter-wire coupling reduction analysis of bus-invert coding

被引:12
|
作者
Lin, Rung-Bin [1 ]
机构
[1] Yuan Ze Univ, Dept Comp Sci & Engn, Chungli 320, Taiwan
关键词
analysis; low-power design; switching activity; system level;
D O I
10.1109/TCSI.2008.918197
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Bus-invert (BI) coding is the first encoding method for reducing peak and average self-switching power on a bus. It can also reduce capacitive coupling between bus lines. Although it is no longer used as a stand-alone method, it is often used as a starting point for developing a more sophisticated method. Despite its wide use, researchers in the past often resorted to simulations or depended on their intuition to obtain the switching and coupling characteristics. We clearly need a simple but accurate way to carry out this task. We previously published results on BI coding analysis for switching activity reduction. In this paper we conduct a theoretical analysis of BI coding for coupling reduction for uncorrelated uniformly distributed data. Our findings include a set of closed-form formulas for computing,the number of couplings per bus transfer for a nonpartitioned versus a partitioned bus. These formulas are simple and easily understandable. They can be readily used for calculating couplings by simply plugging one or two parameter values into them.
引用
收藏
页码:1911 / 1920
页数:10
相关论文
共 37 条
  • [1] Coupling reduction analysis of bus-invert coding
    Lin, RB
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5862 - 5865
  • [2] Reduction of bus transitions with partial bus-invert coding
    Shin, YS
    Chae, SI
    Choi, KY
    ELECTRONICS LETTERS, 1998, 34 (07) : 642 - 643
  • [3] Theoretical analysis of bus-invert coding
    Lin, RB
    Tsai, CM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 929 - 935
  • [4] Theoretical analysis of bus-invert coding
    Lin, RB
    Tsai, CN
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 742 - 745
  • [5] Partial Bus-Invert Bus encoding schemes for low-power DSP systems considering inter-wire capacitance
    Murgan, T.
    Bacinschi, P. B.
    Ortiz, A. Garcia
    Glesner, M.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 169 - 180
  • [6] Optimality of Bus-Invert Coding
    Rokhani, Fakhrul Z.
    Kan, Wen-Chih
    Kieffer, John
    Sobelman, Gerald E.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1134 - 1138
  • [7] An Efficient Segmental Bus-Invert Coding Method for Instruction Memory Data Bus Switching Reduction
    Gu, Ji
    Guo, Hui
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
  • [8] Bus-Invert Coding for LUT-based FPGAs
    Knittel, G.
    Norchip 2005, Proceedings, 2005, : 218 - 221
  • [9] A novel low-power bus design for bus-invert coding
    Yoon, Myungchul
    Roh, Byeong-Hee
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 731 - 734
  • [10] Low power bus coding techniques considering inter-wire capacitances
    Sotiriadis, PP
    Chandrakasan, A
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 507 - 510