Realization of the NLMS based transversal adaptive filter using block floating point arithmetic

被引:0
作者
Mitra, A [1 ]
Chakraborty, M [1 ]
机构
[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India
来源
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY | 2003年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel scheme to implement the normalized LMS algorithm in block floating point (BFP) format which permits processing of data over a wide dynamic range at a processor cost marginally higher than that of a fixed point processor. Appropriate BFP formats for both the data and the filter coefficients have been adopted and adjustments made in filtering as well as weight updatation processes so as to sustain the adopted formats and to prevent overflow in these two operations jointly. This is achieved by restricting the step size control parameter available in the NLMS algorithm to lie within an upper bound, which is less than the upper bound for convergence only slightly and thus has marginal effect on convergence speed.
引用
收藏
页码:452 / 455
页数:4
相关论文
共 50 条
[41]   ERROR ANALYSIS OF DIGITAL FILTER EMPLOYING FLOATING-POINT ARITHMETIC [J].
KAN, EPF ;
AGGARWAL, JK .
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (06) :678-&
[42]   LBFP: Logarithmic Block Floating Point Arithmetic for Deep Neural Networks [J].
Ni, Chao ;
Lu, Jinming ;
Lin, Jun ;
Wang, Zhongfeng .
APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, :201-204
[43]   A NEW APPROACH FOR BLOCK FLOATING-POINT ARITHMETIC IN RECURSIVE FILTERS [J].
WILLIAMSON, D ;
SRIDHARAN, S ;
MCCREA, PG .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (07) :719-722
[44]   MULTIMEMORY BLOCK STRUCTURE FOR IMPLEMENTING A DIGITAL ADAPTIVE FILTER USING DISTRIBUTED ARITHMETIC. [J].
Wei, C.-H. ;
Lou, J.-J. .
IEE proceedings. Part G. Electronic circuits and systems, 1986, 133 (01) :19-26
[45]   VLSI implementation of distributed arithmetic based block adaptive finite impulse response filter [J].
Chowdari, Pratyusha Ch ;
Seventline, J. B. .
MATERIALS TODAY-PROCEEDINGS, 2020, 33 :3757-3762
[46]   Realization of a polarimeter based on an adaptive filter [J].
Telecommun Radio Eng, 2 (77-78)
[47]   Optimization Problem of the Sampling Point of the Adaptive Transversal Filter Equalizer. [J].
Selim, Hany .
1974, 27 (06) :225-229
[48]   A self-tuning NLMS adaptive filter using parallel adaptation [J].
Peters, SD ;
Antoniou, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1997, 44 (01) :11-21
[49]   High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic [J].
Lian, Xiaocong ;
Liu, Zhenyu ;
Song, Zhourui ;
Dai, Jiwu ;
Zhou, Wei ;
Ji, Xiangyang .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (08) :1874-1885
[50]   LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter [J].
Mohanty, Basant K. ;
Meher, Pramod Kumar ;
Patel, Sujit K. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) :1926-1935