Realization of the NLMS based transversal adaptive filter using block floating point arithmetic

被引:0
作者
Mitra, A [1 ]
Chakraborty, M [1 ]
机构
[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India
来源
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY | 2003年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel scheme to implement the normalized LMS algorithm in block floating point (BFP) format which permits processing of data over a wide dynamic range at a processor cost marginally higher than that of a fixed point processor. Appropriate BFP formats for both the data and the filter coefficients have been adopted and adjustments made in filtering as well as weight updatation processes so as to sustain the adopted formats and to prevent overflow in these two operations jointly. This is achieved by restricting the step size control parameter available in the NLMS algorithm to lie within an upper bound, which is less than the upper bound for convergence only slightly and thus has marginal effect on convergence speed.
引用
收藏
页码:452 / 455
页数:4
相关论文
共 50 条
[21]   High Throughput Adaptive Block FIR Filter Using Distributed Arithmetic [J].
Tiwari, Amrita ;
Kumar, Prashant ;
Tiwari, Manish .
2016 1ST INDIA INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (IICIP), 2016,
[22]   OPTIMIZATION OF SAMPLING POINT OF ADAPTIVE TRANSVERSAL FILTER EQUALIZER [J].
SELIM, H .
NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1974, 27 (06) :225-229
[23]   Floating Point Adder/Subtractor Units Realization by Efficient Arithmetic Circuits [J].
Veeramachaneni, Sreehari ;
Srinivas, M. B. .
2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, :244-246
[24]   REALIZATION OF DIGITAL-FILTERS USING INPUT-SCALED FLOATING-POINT ARITHMETIC [J].
HEATH, JR ;
NAGLE, HT ;
SHIVA, SG .
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1979, 27 (05) :469-477
[25]   Efficient Realization of Table Look-up based Double Precision Floating Point Arithmetic [J].
Merchant, Farhad ;
Choudhary, Nimash ;
Nandy, S. K. ;
Narayan, Ranjani .
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, :415-420
[26]   RTL Design of Parallel FFT with Block Floating Point Arithmetic [J].
Ochi, Hiroshi .
2008 IEEE CONFERENCE ON SOFT COMPUTING IN INDUSTRIAL APPLICATIONS SMCIA/08, 2009, :273-276
[27]   Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic [J].
Wong, Yuk ;
Dong, Zhenjiang ;
Zhang, Wei .
2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, :218-223
[28]   High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding [J].
Prabakaran, Harish Babu Kundhu ;
Yada, Akhil .
2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
[29]   A Block-Floating-Point Arithmetic Based FPGA Accelerator for Convolutional Neural Networks [J].
Zhang, Heshan ;
Liu, Zhenyu ;
Zhang, Guanwen ;
Dai, Jiwu ;
Lian, Xiaocong ;
Zhou, Wei ;
Ji, Xiangyang .
2019 7TH IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (IEEE GLOBALSIP), 2019,
[30]   Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic [J].
Chowdari, Ch Pratyusha ;
Seventline, J. B. .
INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2020, 23 (03) :549-557