共 50 条
[21]
High Throughput Adaptive Block FIR Filter Using Distributed Arithmetic
[J].
2016 1ST INDIA INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (IICIP),
2016,
[22]
OPTIMIZATION OF SAMPLING POINT OF ADAPTIVE TRANSVERSAL FILTER EQUALIZER
[J].
NACHRICHTENTECHNISCHE ZEITSCHRIFT,
1974, 27 (06)
:225-229
[23]
Floating Point Adder/Subtractor Units Realization by Efficient Arithmetic Circuits
[J].
2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME),
2015,
:244-246
[24]
REALIZATION OF DIGITAL-FILTERS USING INPUT-SCALED FLOATING-POINT ARITHMETIC
[J].
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING,
1979, 27 (05)
:469-477
[25]
Efficient Realization of Table Look-up based Double Precision Floating Point Arithmetic
[J].
2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID),
2016,
:415-420
[26]
RTL Design of Parallel FFT with Block Floating Point Arithmetic
[J].
2008 IEEE CONFERENCE ON SOFT COMPUTING IN INDUSTRIAL APPLICATIONS SMCIA/08,
2009,
:273-276
[27]
Low Bitwidth CNN Accelerator on FPGA Using Winograd and Block Floating Point Arithmetic
[J].
2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021),
2021,
:218-223
[28]
High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding
[J].
2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT),
2019,
[29]
A Block-Floating-Point Arithmetic Based FPGA Accelerator for Convolutional Neural Networks
[J].
2019 7TH IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (IEEE GLOBALSIP),
2019,