共 50 条
[2]
REALIZATION OF DIGITAL FILTERS USING BLOCK-FLOATING-POINT ARITHMETIC
[J].
IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS,
1970, AU18 (02)
:130-+
[3]
An efficient realization of the decision feedback equalizer using block floating point arithmetic
[J].
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS,
2006,
:1047-+
[4]
Realization of FIR Filter using High Speed, Low Power Floating Point Arithmetic Unit
[J].
2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO),
2015,
[7]
ON THE REALIZATION OF MULTIMEMORY-BLOCK-STRUCTURE DIGITAL ADAPTIVE FILTER USING DISTRIBUTED ARITHMETIC.
[J].
Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers,
1987, 10 (01)
:115-122
[9]
CORDIC realization of the transversal adaptive filter using a trigonometric LMS algorithm
[J].
2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM,
2001,
:1225-1228
[10]
A hierarchical block-floating-point arithmetic
[J].
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY,
2000, 24 (01)
:19-30