Realization of the NLMS based transversal adaptive filter using block floating point arithmetic

被引:0
|
作者
Mitra, A [1 ]
Chakraborty, M [1 ]
机构
[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur, W Bengal, India
来源
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY | 2003年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a novel scheme to implement the normalized LMS algorithm in block floating point (BFP) format which permits processing of data over a wide dynamic range at a processor cost marginally higher than that of a fixed point processor. Appropriate BFP formats for both the data and the filter coefficients have been adopted and adjustments made in filtering as well as weight updatation processes so as to sustain the adopted formats and to prevent overflow in these two operations jointly. This is achieved by restricting the step size control parameter available in the NLMS algorithm to lie within an upper bound, which is less than the upper bound for convergence only slightly and thus has marginal effect on convergence speed.
引用
收藏
页码:452 / 455
页数:4
相关论文
共 50 条
  • [1] A block floating-point realization of the gradient adaptive lattice filter
    Chakraborty, M
    Mitra, A
    IEEE SIGNAL PROCESSING LETTERS, 2005, 12 (04) : 265 - 268
  • [2] REALIZATION OF DIGITAL FILTERS USING BLOCK-FLOATING-POINT ARITHMETIC
    OPPENHEIM, AV
    IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1970, AU18 (02): : 130 - +
  • [3] An efficient realization of the decision feedback equalizer using block floating point arithmetic
    Shaik, Rafiahamed
    Chakraborty, Mrityunjoy
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1047 - +
  • [4] Realization of FIR Filter using High Speed, Low Power Floating Point Arithmetic Unit
    Immareddy, Srikanth
    Talusani, Sravan Kumar
    Rao, Rayavarapu Prasad
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [5] MULTIGRID METHODS USING BLOCK FLOATING POINT ARITHMETIC
    Kohl, Nils
    Mccormick, Stephen f.
    Tamstorf, Rasmus
    SIAM JOURNAL ON SCIENTIFIC COMPUTING, 2024, 46 (05): : S202 - S224
  • [6] The NLMS algorithm in block floating-point format
    Mitra, A
    Chakraborty, M
    IEEE SIGNAL PROCESSING LETTERS, 2004, 11 (03) : 301 - 304
  • [7] ON THE REALIZATION OF MULTIMEMORY-BLOCK-STRUCTURE DIGITAL ADAPTIVE FILTER USING DISTRIBUTED ARITHMETIC.
    Chiu, Yi-Yung
    Wei, Che-Ho
    Chung-kuo Kung Ch'eng Hsueh K'an/Journal of the Chinese Institute of Engineers, 1987, 10 (01): : 115 - 122
  • [8] A block-floating-point-based realization of the block LMS algorithm
    Chakraborty, Mrityunjoy
    Shaik, Rafiahamed
    Lee, Moon Ho
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 812 - 816
  • [9] CORDIC realization of the transversal adaptive filter using a trigonometric LMS algorithm
    Chakraborty, M
    Dhar, AS
    Pervin, S
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 1225 - 1228
  • [10] A hierarchical block-floating-point arithmetic
    Kobayashi, S
    Fettweis, GP
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (01): : 19 - 30