Ultimate vertical gate-all-around metal-oxide-semiconductor field-effect transistor and its three-dimensional integrated circuits

被引:31
作者
Ye, Shujun [1 ]
Yamabe, Kikuo [1 ]
Endoh, Tetsuo [1 ,2 ]
机构
[1] Tohoku Univ, Ctr Innovat Integrated Elect Syst, Sendai, Miyagi 9800845, Japan
[2] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808579, Japan
关键词
Gate-all-around; Surrounding-gate; Three-dimensional integrated circuit; MOSFET; CMOS; SRAM; SILICON NANOWIRE TRANSISTORS; PERFORMANCE;
D O I
10.1016/j.mssp.2021.106046
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
According to the International Roadmap for Devices and Systems, gate-all-around (GAA) metal-oxide-semiconductor field-effect transistors (MOSFETs) will become the main devices in integrated circuits over the next few decades. However, both vertical and lateral GAA-MOSFETs currently face two issues: large variance in sub-10-nm devices and challenges in integration. In particular, vertical GAA-MOSFETs have an asymmetric source/drain structure that is different from that of all other MOSFETs, resulting in unfavorable electrical characteristics. The traditional fabrication process of GAA-MOSFETs is likely the main cause of the above problems, preventing the application of traditional GAA-MOSFETs in integrated circuits. In this work, a novel method is proposed to fabricate the ultimate vertical GAA (UVGAA) MOSFET that may exhibit a symmetric source/drain structure, significantly reduced variance, high yield, high integration, high performance (high speed and low energy consumption), and low cost. Furthermore, a new architecture consisting of a threedimensional (3D) integrated circuit based on the proposed UVGAA-MOSFETs where memory cells and/or logic devices are stacked in the vertical direction is developed. This work paves the way for next-generation integrated circuits with a new 3D architecture.
引用
收藏
页数:10
相关论文
共 50 条
[41]   Single-Grain Gate-All-Around Si Nanowire FET Using Low-Thermal-Budget Processes for Monolithic Three-Dimensional Integrated Circuits [J].
Hsieh, Tung-Ying ;
Hsieh, Ping-Yi ;
Yang, Chih-Chao ;
Shen, Chang-Hong ;
Shieh, Jia-Min ;
Yeh, Wen-Kuan ;
Wu, Meng-Chyi .
MICROMACHINES, 2020, 11 (08)
[42]   Fabrication of a new Si field emitter tip with metal-oxide-semiconductor field-effect transistor (MOSFET) structure [J].
Hirano, T ;
Kanemaru, S ;
Tanoue, H ;
Itoh, J .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (12B) :6637-6640
[43]   Critical conductance of two-dimensional electron gas in silicon-on-insulator metal-oxide-semiconductor field-effect transistor [J].
Razanoelina, Manjakavahoaka ;
Hori, Masahiro ;
Fujiwara, Akira ;
Ono, Yukinori .
APPLIED PHYSICS EXPRESS, 2021, 14 (10)
[44]   Nanomechanoelectronic signal transduction scheme with metal-oxide-semiconductor field-effect transistor-embedded microcantilevers [J].
Tark, Soo-Hyun ;
Srivastava, Arvind ;
Chou, Stanley ;
Shekhawat, Gajendra ;
Dravid, Vinayak P. .
APPLIED PHYSICS LETTERS, 2009, 94 (10)
[45]   LOW-TEMPERATURE METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR OPERATION BY TEMPERATURE SCALING THEORY [J].
YOKOYAMA, M ;
HIDAKA, T ;
YI, YW ;
MASU, K ;
TSUBOUCHI, K .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (1B) :419-422
[46]   Near-infrared silicon quantum dots metal-oxide-semiconductor field-effect transistor photodetector [J].
Shieh, Jia-Min ;
Yu, Wen-Chien ;
Huang, Jung Y. ;
Wang, Chao-Kei ;
Dai, Bau-Tong ;
Jhan, Huang-Yan ;
Hsu, Chih-Wei ;
Kuo, Hao-Chung ;
Yang, Fu-Liang ;
Pan, Ci-Ling .
APPLIED PHYSICS LETTERS, 2009, 94 (24)
[47]   An asymmetric Si/Si1-xGex channel vertical p-type metal-oxide-semiconductor field-effect transistor [J].
Chen, XD ;
Ouyang, Q ;
Jayanarayanan, SK ;
Prins, FE ;
Banerjee, S .
SOLID-STATE ELECTRONICS, 2001, 45 (02) :281-285
[48]   Fabrication of Highly Scaled Silicon Nanowire Gate-All-Around Metal-Oxide-Semiconductor Field Effect Transistors by Using Self-Aligned Local-Channel V-gate by Optical Lithography Process [J].
Park, Jae Hyun ;
Song, Jae Young ;
Kim, Jong Pil ;
Kim, Sang Wan ;
Yun, Jang-Gn ;
Park, Byung-Gook .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (08)
[49]   Advanced hexagonal layout design for split-gate reduced surface field stepped oxide U-groove metal-oxide-semiconductor field-effect transistor [J].
Wang Ying ;
Hu Hai-Fan ;
Yu Cheng-Hao ;
Wei Jia-Tong .
IET POWER ELECTRONICS, 2015, 8 (05) :678-684
[50]   Analytical investigation of a triple surrounding gate germanium source metal-oxide-semiconductor field-effect transistor with step graded channel for biosensing applications [J].
Das, Amit ;
Rewari, Sonam ;
Kanaujia, Binod Kumar ;
Deswal, S. S. ;
Gupta, R. S. .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2023, 36 (06)