Ultimate vertical gate-all-around metal-oxide-semiconductor field-effect transistor and its three-dimensional integrated circuits

被引:31
作者
Ye, Shujun [1 ]
Yamabe, Kikuo [1 ]
Endoh, Tetsuo [1 ,2 ]
机构
[1] Tohoku Univ, Ctr Innovat Integrated Elect Syst, Sendai, Miyagi 9800845, Japan
[2] Tohoku Univ, Grad Sch Engn, Sendai, Miyagi 9808579, Japan
关键词
Gate-all-around; Surrounding-gate; Three-dimensional integrated circuit; MOSFET; CMOS; SRAM; SILICON NANOWIRE TRANSISTORS; PERFORMANCE;
D O I
10.1016/j.mssp.2021.106046
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
According to the International Roadmap for Devices and Systems, gate-all-around (GAA) metal-oxide-semiconductor field-effect transistors (MOSFETs) will become the main devices in integrated circuits over the next few decades. However, both vertical and lateral GAA-MOSFETs currently face two issues: large variance in sub-10-nm devices and challenges in integration. In particular, vertical GAA-MOSFETs have an asymmetric source/drain structure that is different from that of all other MOSFETs, resulting in unfavorable electrical characteristics. The traditional fabrication process of GAA-MOSFETs is likely the main cause of the above problems, preventing the application of traditional GAA-MOSFETs in integrated circuits. In this work, a novel method is proposed to fabricate the ultimate vertical GAA (UVGAA) MOSFET that may exhibit a symmetric source/drain structure, significantly reduced variance, high yield, high integration, high performance (high speed and low energy consumption), and low cost. Furthermore, a new architecture consisting of a threedimensional (3D) integrated circuit based on the proposed UVGAA-MOSFETs where memory cells and/or logic devices are stacked in the vertical direction is developed. This work paves the way for next-generation integrated circuits with a new 3D architecture.
引用
收藏
页数:10
相关论文
共 50 条
[21]   Effects of random number and location of the nanosized metal grains on the threshold voltage variability of silicon gate-all-around nanowiren-type metal-oxide-semiconductor field-effect transistors [J].
Sung, Wen-Li ;
Li, Yiming .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) :1478-1484
[22]   Dependence of gate leakage current on location of soft breakdown spot in metal-oxide-semiconductor field-effect transistor [J].
Hosoi, T ;
Kamakura, Y ;
Taniguchi, K .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2004, 43 (12B) :L1598-L1600
[23]   Investigation of a Gate Stack Gate-All-Around Junctionless Nanowire Field-Effect Transistor for Oxygen Gas Sensing [J].
Rishu Chaujar ;
Mekonnen Getnet Yirak .
Journal of Electronic Materials, 2024, 53 :2191-2201
[24]   Machine Learning-Guided Design of 10 nm Junctionless Gate-All-Around Metal Oxide Semiconductor Field Effect Transistors for Nanoscaled Digital Circuits [J].
Ouchen, Rabia ;
Berghout, Tarek ;
Djeffal, Faycal ;
Ferhati, Hichem .
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2025, 222 (06)
[25]   Threshold Voltage Modeling of Double Gate-All-Around Metal-Oxide-Semiconductor Field-Effect-Transistors (DGAA MOSFETs) Including the Fringing Field Effects [J].
Kumar, Arun ;
Srinivas, P. S. T. N. ;
Bhushan, Shiv ;
Dubey, Sarvesh ;
Singh, Yatendra Kumar ;
Tiwari, Pramod Kumar .
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (11) :1555-1564
[26]   Effects of random number and location of the nanosized metal grains on the threshold voltage variability of silicon gate-all-around nanowire n-type metal-oxide-semiconductor field-effect transistors [J].
Wen-Li Sung ;
Yiming Li .
Journal of Computational Electronics, 2020, 19 :1478-1484
[27]   Design Optimization and Analysis of InGaAs-Based Gate-All-Around (GAA) Junctionless Field-Effect Transistor (JLFET) [J].
Seo, Jae Hwa ;
Yoon, Young Jun ;
Lee, Jung-Hee ;
Kang, In Man .
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (11) :8350-8354
[28]   600 V/1.7 Ω Normally-Off GaN Vertical Trench Metal-Oxide-Semiconductor Field-Effect Transistor [J].
Li, Ray ;
Cao, Yu ;
Chen, Mary ;
Chu, Rongming .
IEEE ELECTRON DEVICE LETTERS, 2016, 37 (11) :1466-1469
[29]   A novel planar vertical double-diffused metal-oxide-semiconductor field-effect transistor with inhomogeneous floating islands [J].
Ren Min ;
Li Ze-Hong ;
Liu Xiao-Long ;
Xie Jia-Xiong ;
Deng Guang-Min ;
Zhang Bo .
CHINESE PHYSICS B, 2011, 20 (12)
[30]   Nanosized-Metal-Grain-Induced Characteristic Fluctuation in Gate-All-Around Si Nanowire Metal-Oxide-Semiconductor Devices [J].
Lai, Chun-Ning ;
Chen, Chien-Yang ;
Li, Yiming .
18TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE 2015), 2015,