A High-Current Kink Effect Free Z-Gate Poly-Si Thin-Film Transistor

被引:4
作者
Chien, Feng-Tso [1 ]
Yu, Cheng-Hao [1 ]
Chen, Chii-Wen [2 ]
Cheng, Ching-Hwa [1 ]
Kang, Tsung-Kuei [1 ]
Chiu, Hsien-Chin [3 ]
机构
[1] Feng Chia Univ, Dept Elect Engn, Taichung 407, Taiwan
[2] Minghsin Univ Sci & Technol, Dept Elect Engn, Hsinchu 304, Taiwan
[3] Chang Gung Univ, Dept Elect Engn, Taoyuan 333, Taiwan
关键词
Polycrystalline silicon thin-film transistor (poly-Si TFT); double-gate; split-channel; kink effect; raised source/drain (RSD); DAMASCENE PROCESS; TFT TECHNOLOGY; REDUCTION;
D O I
10.1109/LED.2016.2566959
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, a high-current kink effect free Z-gate polycrystalline silicon (poly-Si) thin-film transistor (ZG-TFT) is proposed and demonstrated. The ZG-TFT, which is formed by a raised source/drain (RSD) region and a split channel (SC) structure, reveals better device performance. Our experimental results show that the ON-current of ZG-TFT is about two times higher than that of a conventional single top gate TFT, and the leakage current is greatly reduced simultaneously. In addition, the high drain electric field is considerably reduced by the RSD structure, and the SC design can further effectively suppress the kink effect. Therefore, a better ON/OFF current ratio and a higher drain breakdown voltage can be achieved.
引用
收藏
页码:886 / 889
页数:4
相关论文
共 19 条
  • [11] Leakage current mechanism in sub-micron polysilicon thin-film transistors
    Olasupo, KR
    Hatalis, MK
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) : 1218 - 1223
  • [12] A novel self-aligned poly-Si TFT with field-induced drain formed by the damascene process
    Park, JH
    Kim, O
    [J]. IEEE ELECTRON DEVICE LETTERS, 2005, 26 (04) : 249 - 251
  • [13] A novel lightly doped drain polysilicon thin-film transistor with oxide sidewall spacer formed by one-step selective liquid phase deposition
    Shih, PS
    Chang, CY
    Chang, TC
    Huang, TY
    Peng, DZ
    Yeh, CF
    [J]. IEEE ELECTRON DEVICE LETTERS, 1999, 20 (08) : 421 - 423
  • [14] High-performance short-channel double-gate low-temperature polysilicon thin-film transistors using excimer laser crystallization
    Tsai, Chun-Chien
    Wei, Kai-Fang
    Lee, Yao-Jen
    Chen, Hsu-Hsin
    Wang, Jyh-Liang
    Lee, I-Che
    Cheng, Huang-Chung
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (11) : 1010 - 1013
  • [15] Valdinoci M., 1997, ELECT DEVICES IEEE T, V44, P2234, DOI [10.1109/16.644643, DOI 10.1109/16.644643]
  • [16] Characteristics of high-κ spacer offset-gated polysilicon TFTs
    Xiong, ZB
    Liu, HT
    Zhu, CX
    Sin, JKO
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (08) : 1304 - 1308
  • [17] Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, M
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1490 - 1492
  • [18] A novel self-aligned double-gate TFT technology
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, MS
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 530 - 532
  • [19] Ultra-thin elevated channel poly-Si TFT technology for fully-integrated AMLCD system on glass
    Zhang, SD
    Zhu, CX
    Sin, JKO
    Li, JN
    Mok, PKT
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (03) : 569 - 575