A High-Current Kink Effect Free Z-Gate Poly-Si Thin-Film Transistor

被引:4
作者
Chien, Feng-Tso [1 ]
Yu, Cheng-Hao [1 ]
Chen, Chii-Wen [2 ]
Cheng, Ching-Hwa [1 ]
Kang, Tsung-Kuei [1 ]
Chiu, Hsien-Chin [3 ]
机构
[1] Feng Chia Univ, Dept Elect Engn, Taichung 407, Taiwan
[2] Minghsin Univ Sci & Technol, Dept Elect Engn, Hsinchu 304, Taiwan
[3] Chang Gung Univ, Dept Elect Engn, Taoyuan 333, Taiwan
关键词
Polycrystalline silicon thin-film transistor (poly-Si TFT); double-gate; split-channel; kink effect; raised source/drain (RSD); DAMASCENE PROCESS; TFT TECHNOLOGY; REDUCTION;
D O I
10.1109/LED.2016.2566959
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, a high-current kink effect free Z-gate polycrystalline silicon (poly-Si) thin-film transistor (ZG-TFT) is proposed and demonstrated. The ZG-TFT, which is formed by a raised source/drain (RSD) region and a split channel (SC) structure, reveals better device performance. Our experimental results show that the ON-current of ZG-TFT is about two times higher than that of a conventional single top gate TFT, and the leakage current is greatly reduced simultaneously. In addition, the high drain electric field is considerably reduced by the RSD structure, and the SC design can further effectively suppress the kink effect. Therefore, a better ON/OFF current ratio and a higher drain breakdown voltage can be achieved.
引用
收藏
页码:886 / 889
页数:4
相关论文
共 19 条
[1]  
[Anonymous], 2004, ISE TCAD US MAN REL
[2]   Inverse staggered poly-Si and amorphous Si double structure TFT's for LCD panels with peripheral driver circuits integration [J].
Aoyama, T ;
Ogawa, K ;
Mochizuki, Y ;
Konishi, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (05) :701-705
[3]   Novel low-temperature polysilicon thin-film transistors with a self-aligned gate and raised source/drain formed by the damascene process [J].
Chang, Kow Ming ;
Lin, Gin Min ;
Yang, Guo Liang .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) :806-808
[4]   A novel four-mask-step low-temperature polysilicon thin-film transistor with self-aligned raised source/drain (SARSD) [J].
Chang, Kow Ming ;
Lin, Gin Min ;
Chen, Cheng Guo ;
Hsieh, Mon Fan .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (01) :39-41
[5]   Effects of NH3 plasma passivation on N-channel polycrystalline silicon thin-film transistors [J].
Cheng, HC ;
Wang, FS ;
Huang, CY .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (01) :64-68
[6]   A Kink-Effect-Free Poly-Si Thin-Film Transistor With Current and Electric Field Split Structure Design [J].
Chien, Feng-Tso ;
Chen, Yi-Ju .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (10) :2547-2555
[7]   A novel self-aligned gate-overlapped LDD poly-Si TFT with high reliability and performance [J].
Hatano, M ;
Akimoto, H ;
Sakai, T .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :523-526
[8]   An Enhanced Voltage Programming Pixel Circuit for Compensating GB-Induced Variations in Poly-Si TFTs for AMOLED Displays [J].
Ho, Chih-Hsiang ;
Lu, Chao ;
Roy, Kaushik .
JOURNAL OF DISPLAY TECHNOLOGY, 2014, 10 (05) :345-351
[9]   Poly-Si TFTs with asymmetric dual-gate for kink current reduction [J].
Lee, MC ;
Han, MK .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (01) :25-27
[10]   Polysilicon TFT structures for kink-effect suppression [J].
Mariucci, L ;
Fortunato, G ;
Bonfiglietti, A ;
Cuscuná, M ;
Pecora, A ;
Valletta, A .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) :1135-1142