Noise isolation modeling and experimental validation of power distribution network in chip-package

被引：0
|
作者：
Park, Hyunjeong [1 ]
Yoon, Changwook [1 ]
Koo, Kyoungchoul [1 ]
Kim, Joungho [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
来源：
2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3 | 2007年
关键词：
noise isolation; transfer impedance; power distribution network; measurement; chip and package;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper models the chip and the package power distribution network in the simplified SPICE-level. The model is successfully validated by experiments using Vector Network Analyzer. By using the SPICE-level model, the noise isolation between the noise current source at the chip and the power distribution network at the package is analyzed from 1MHz to 3GHz. The contribution of each part in the power distribution network is also analyzed by experiments. The transfer impedances are simulated and measured the power distribution network between the chip and the package varying with the wire-bond and the on-package decoupling capacitor, case by case.
引用
收藏
页码：270 / 275
页数：6
相关论文
共 50 条
  • [21] Chip-Package Power Delivery Network Resonance Analysis and Co-design Using Time and Frequency Domain Analysis Techniques
    Watkins, Jonathan
    Pollayil, Jai
    Chow, Calvin
    Sarkar, Aveek
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 520 - 524
  • [22] Modeling and parameter extraction methods of bond-wires for chip-package co-design
    Jing, Weiping
    Sun, Ling
    Sun, Haiyan
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 173 - +
  • [23] Modeling Fracture in Dielectric Stacks due to Chip-Package Interaction: Impact of Dielectric Material Selection
    Tambat, Abhishek
    Lin, Hung-Yun
    Claydon, Ian
    Subbarayan, Ganesh
    Jung, Dae-Young
    Sammakia, Bahgat
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 317 - +
  • [24] Electromagnetic modeling of switching noise in on-chip power distribution networks
    Mao, JF
    Kim, WP
    Choi, S
    Swaminathan, M
    Libous, J
    O'Connor, D
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, 2003, : 47 - 52
  • [25] Chip-package codesign of a low-power 5-GHz RF front end
    Donnay, S
    Pieters, P
    Vaesen, K
    Diels, W
    Wambacq, P
    De Raedt, W
    Beyne, E
    Engels, M
    Bolsens, I
    PROCEEDINGS OF THE IEEE, 2000, 88 (10) : 1583 - 1597
  • [26] Noise Bus Modeling in Network on Chip
    Balti, Moez
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (09)
  • [27] Modeling synthetic power distribution network and datasets with industrial validation
    Ali, M.
    Prakash, K.
    Macana, C.
    Raza, M. Q.
    Bashir, A. K.
    Pota, H.
    JOURNAL OF INDUSTRIAL INFORMATION INTEGRATION, 2023, 31
  • [28] Simultaneous switching noise and resonance analysis of on-chip power distribution network
    Bai, G
    Hajj, IN
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 163 - 168
  • [29] Prospects and challenges of handling power bus modeling and supply noise in package-chip codesign approach
    Khaled, Pervez
    Chowdhury, Masud H.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1107 - +
  • [30] A Broadband Chip-Level Power-Bus Model Feasible for Power Integrity Chip-Package Codesign in High-Speed Memory Circuits
    Chuang, Hao-Hsiang
    Hsu, Chih-Jung
    Hong, Jacky
    Yu, Chun-Huang
    Cheng, Argy
    Ku, Joseph
    Wu, Tzong-Lin
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2010, 52 (01) : 235 - 239
12345