Benchmark Comparisons of Spike-based Reconfigurable Neuroprocessor Architectures for Control Applications

被引:9
作者
Foshie, Adam Z. [1 ]
Rizzo, Charles [1 ]
Das, Hritom [1 ]
Zheng, ChaoHui [1 ]
Plank, James S. [1 ]
Rose, Garrett S. [1 ]
机构
[1] Univ Tennessee Knoxville, Min H Kao Dept Elect Engn & Comp Sci, Knoxville, TN 37916 USA
来源
PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022 | 2022年
关键词
Neuromorphic; neuroprocessor; neuron design; refractory; training; DESIGN;
D O I
10.1145/3526241.3530381
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Neuromorphic computing is a leading option for non von-Neumann computing architectures. With it, neural networks are developed that derive architectural inspiration from how the brain operates with neurons, synapses, and spikes. These networks are often implemented in either software or hardware based neuroprocessors designed to handle specific tasks efficiently. Even if implemented in hardware, software emulation is instrumental in determining the worthwhile features and capabilities of the architecture. In this work two novel neuroprocessors are introduced: the software-based RISP neuroprocessor, and the RAVENS hardware neuroprocessor. Several benchmark tests using control applications are performed with each neuroprocessor configured in various ways to evaluate their comparative performance and training properties.
引用
收藏
页码:383 / 386
页数:4
相关论文
共 18 条
[1]   True North: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip [J].
Akopyan, Filipp ;
Sawada, Jun ;
Cassidy, Andrew ;
Alvarez-Icaza, Rodrigo ;
Arthur, John ;
Merolla, Paul ;
Imam, Nabil ;
Nakamura, Yutaka ;
Datta, Pallab ;
Nam, Gi-Joon ;
Taba, Brian ;
Beakes, Michael ;
Brezzo, Bernard ;
Kuang, Jente B. ;
Manohar, Rajit ;
Risk, William P. ;
Jackson, Bryan ;
Modha, Dharmendra S. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (10) :1537-1557
[2]   Spike timing-dependent plasticity of neural circuits [J].
Dan, Y ;
Poo, MM .
NEURON, 2004, 44 (01) :23-30
[3]   Loihi: A Neuromorphic Manycore Processor with On-Chip Learning [J].
Davies, Mike ;
Srinivasa, Narayan ;
Lin, Tsung-Han ;
Chinya, Gautham ;
Cao, Yongqiang ;
Choday, Sri Harsha ;
Dimou, Georgios ;
Joshi, Prasad ;
Imam, Nabil ;
Jain, Shweta ;
Liao, Yuyun ;
Lin, Chit-Kwan ;
Lines, Andrew ;
Liu, Ruokun ;
Mathaikutty, Deepak ;
Mccoy, Steve ;
Paul, Arnab ;
Tse, Jonathan ;
Venkataramanan, Guruguhanathan ;
Weng, Yi-Hsin ;
Wild, Andreas ;
Yang, Yoonseok ;
Wang, Hong .
IEEE MICRO, 2018, 38 (01) :82-99
[4]   A Multi-Context Neural Core Design for Reconfigurable Neuromorphic Arrays [J].
Foshie, Adam Z. ;
Chakraborty, Nishith N. ;
Murray, John J. ;
Fowler, Tanner J. ;
Shawkat, Mst Shamim Ara ;
Rose, Garrett S. .
2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, :67-72
[5]  
Furber S., 2006, ADAPTATION ARTIFICIA
[6]   Biologically-Inspired Massively-Parallel Architectures - computing beyond a million processors [J].
Furber, Steve ;
Brown, Andrew .
NINTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2009, :3-+
[7]   A QUANTITATIVE DESCRIPTION OF MEMBRANE CURRENT AND ITS APPLICATION TO CONDUCTION AND EXCITATION IN NERVE [J].
HODGKIN, AL ;
HUXLEY, AF .
JOURNAL OF PHYSIOLOGY-LONDON, 1952, 117 (04) :500-544
[8]   Simple model of spiking neurons [J].
Izhikevich, EM .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (06) :1569-1572
[9]   A Spiking Neuromorphic Design with Resistive Crossbar [J].
Liu, Chenchen ;
Yan, Bonan ;
Yang, Chaofei ;
Song, Linghao ;
Li, Zheng ;
Liu, Beiye ;
Chen, Yiran ;
Li, Hai ;
Wu, Qing ;
Jiang, Hao .
2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
[10]   A Scalable Multicore Architecture With Heterogeneous Memory Structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs) [J].
Moradi, Saber ;
Qiao, Ning ;
Stefanini, Fabio ;
Indiveri, Giacomo .
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2018, 12 (01) :106-122