THE SIGNAL INTEGRITY SIMULATION OF SIP PACKAGE USING TSV INTERPOSER TECHNOLOGY

被引：0
|
作者：
Sima, Ge [1 ]
Xu, Jian [1 ]
Sun, Peng [1 ]
机构：
[1] Natl Ctr Adv Packaging NCAP China, Wuxi 214135, Jiangsu, Peoples R China
来源：
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this pater, we demonstrated the SI(Signal Integrity) Simulation of the SIP package for four chips using the TSV Interposer technology, which is mounted on the silicon interposer using TCB, and the interposer is then mounted on the package with Flip chip. The SI Analysis contained three parts, first is the 3D modeling and optimization analysis of TSV(Through-Silicon-Via) on the board; second is the simulation and comparison of eight different trace topologies, and the better topology has been gotten; third is the analysis of transmission and reflection characteristics by S-parameter extraction in the 0 similar to 7.5GHz bandwidth of the actual signal networks. Right choose of parameters and topologies can make the whole transmission link with better electrical performance.
引用
收藏
页数：3
相关论文
共 50 条
  • [31] Signal Integrity Design and Analysis of Universal Chiplet Interconnect Express (UCIe) Channel in Silicon Interposer for Advanced Package
    Shin, Taein
    Kim, Keunwoo
    Park, Hyunwook
    Sim, Boogyo
    Kim, Seongguk
    Kim, Jihun
    Choi, Seonguk
    Park, Joonsang
    Song, Jinwook
    Kim, Jaehyup
    Park, Joung Won
    Kang, Daehyun
    Kim, Joungho
    IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS, EDAPS 2023, 2023,
  • [32] A Calibrated Pathfinding Model for Signal Integrity Analysis on Interposer
    Kim, Jaemin
    Kim, Sunyoung
    Ryckaert, Julien
    Detalle, Mikael
    Van Hoovels, Nele
    Marchal, Pol
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [33] Design and process technology for High Q integrated inductor on interposer with TSV
    Hu, LiuLin
    He, ShuWei
    Sun, Yunheng
    Ma, Shenglin
    2018 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT2018), 2018,
  • [34] Silicon interposer technology for high-density package
    Matsuo, M
    Hayasaka, N
    Okumura, K
    Hosomi, E
    Takubo, C
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1455 - 1459
  • [35] Fabrication of PN Junction Capacitor Using SiP Technology on Si-based Interposer Wafer
    Dai Fengwei
    Wang Huijuan
    Wang Qidong
    Zhou Jing
    Gao Wei
    Guo Xueping
    Cao Liqiang
    Wan Lixi
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 12 - 15
  • [36] Inter-Chip Data Transfer Capability of TSV-Free Interposer (TFI) Package
    Kawano, Masaya
    Lim, Teck-Guan
    Li, Hong-Yu
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 151 - 157
  • [37] Optical Waveguide Crosstalk SPICE Modeling For Package System Signal Integrity Simulation
    Chen, Zhaoqing
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 2003 - 2011
  • [38] Package-Interposer-Package (PIP): A Breakthrough Package-on-Package (PoP) Technology for High End Electronics
    Das, Rabindra N.
    Egitto, Frank D.
    Bonitz, Barry
    Poliks, Mark D.
    Markovich, Voya R.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 619 - 624
  • [39] Chip Package Interaction Study to Analyze the Mechanical Integrity of a 3-D TSV Package
    Rajmane, Pavan
    Mirza, Fahad
    Khan, Hassaan
    Agonafer, Dereje
    INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2015, VOL 2, 2015,
  • [40] Reliability Simulation Analysis of TSV Structure in Silicon Interposer under Temperature Cycling
    Tian, Wenchao
    Dang, Haojie
    Li, Dexin
    Cong, Yunhao
    Chen, Yuanming
    MICROMACHINES, 2024, 15 (08)
12345