THE SIGNAL INTEGRITY SIMULATION OF SIP PACKAGE USING TSV INTERPOSER TECHNOLOGY

被引：0
|
作者：
Sima, Ge [1 ]
Xu, Jian [1 ]
Sun, Peng [1 ]
机构：
[1] Natl Ctr Adv Packaging NCAP China, Wuxi 214135, Jiangsu, Peoples R China
来源：
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this pater, we demonstrated the SI(Signal Integrity) Simulation of the SIP package for four chips using the TSV Interposer technology, which is mounted on the silicon interposer using TCB, and the interposer is then mounted on the package with Flip chip. The SI Analysis contained three parts, first is the 3D modeling and optimization analysis of TSV(Through-Silicon-Via) on the board; second is the simulation and comparison of eight different trace topologies, and the better topology has been gotten; third is the analysis of transmission and reflection characteristics by S-parameter extraction in the 0 similar to 7.5GHz bandwidth of the actual signal networks. Right choose of parameters and topologies can make the whole transmission link with better electrical performance.
引用
收藏
页数：3
相关论文
共 50 条
  • [21] Electrical Design and Characterization of Si Interposer for System-in-Package (SiP)
    Kato, Shinobu
    Tango, Tomoyuki
    Hasegawa, Kiyohisa
    Bhandari, Ramesh K.
    Sakai, Atsushi
    Segawa, Hiroshi
    Kariya, Takashi
    Sudo, Toshio
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1648 - +
  • [22] DESIGN FOR RELIABILITY OF STACKED DIE PACKAGE USING TSV TECHNOLOGY
    Thakur, Shiwani
    Nakanekar, Satej
    Kaisare, Abhijit
    Tonapi, Sandeep
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 75 - +
  • [23] Signal Integrity Aware TSV Positioning
    Hou, Ligang
    Bai, Shu
    Wang, Jinhui
    Peng, Xiaohong
    Geng, Shuqin
    2012 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2012, : 825 - 828
  • [24] Enhancing Signal and Power Integrity Using Double Sided Silicon Interposer
    Sridharan, Vivek
    Swaminathan, Madhavan
    Bandyopadhyay, Tapobrata
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2011, 21 (11) : 598 - 600
  • [25] Signal Integrity Study of High Density Through Silicon Via (TSV) Technology
    Cheah, Bok Eng
    Kong, Jackson
    Chew, Chee Kit
    Ooi, Kooi Chi
    Periaman, Shanggar
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 56 - 61
  • [26] Development of Non-TSV Interposer (NTI) for High Electrical Performance Package
    Liang, Fang-Yu
    Chang, Hung-Hsien
    Tseng, Wen-Tsung
    Lai, J. Y.
    Cheng, Stephen
    Ma, Mike
    Ramalingam, Suresh
    Wu, Xin
    Gandhi, Jaspreet
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 31 - 36
  • [27] Electrical Comparison between TSV in Silicon and TPV in Glass for Interposer and Package Applications
    Tong, Jialing
    Panayappan, Kadppan
    Sundaram, Venky
    Tummala, Rao
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2581 - 2587
  • [28] 3D TSV System in Package (SiP) for aerospace applications
    Riou, J. C.
    Bailly, E.
    Bunel, C.
    Lenoir, L.
    Pommier, M.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [29] Design, Fabrication and Characterization of TSV Interposer Integrated 3D Capacitor for SIP Applications
    Li, Jiwei
    Ma, Shenglin
    Liu, Huan
    Guan, Yong
    Chen, Jing
    Jin, Yufeng
    Wang, Wei
    Hu, Liulin
    He, Shuwei
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1974 - 1980
  • [30] Development of Through Silicon Via (TSV) Interposer for Memory Module Flip Chip Package
    Kao, Nicholas
    Chen, Eason
    Lee, Daniel
    Ma, Mike
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1461 - 1466
12345