THE SIGNAL INTEGRITY SIMULATION OF SIP PACKAGE USING TSV INTERPOSER TECHNOLOGY

被引：0
|
作者：
Sima, Ge [1 ]
Xu, Jian [1 ]
Sun, Peng [1 ]
机构：
[1] Natl Ctr Adv Packaging NCAP China, Wuxi 214135, Jiangsu, Peoples R China
来源：
2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2018年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this pater, we demonstrated the SI(Signal Integrity) Simulation of the SIP package for four chips using the TSV Interposer technology, which is mounted on the silicon interposer using TCB, and the interposer is then mounted on the package with Flip chip. The SI Analysis contained three parts, first is the 3D modeling and optimization analysis of TSV(Through-Silicon-Via) on the board; second is the simulation and comparison of eight different trace topologies, and the better topology has been gotten; third is the analysis of transmission and reflection characteristics by S-parameter extraction in the 0 similar to 7.5GHz bandwidth of the actual signal networks. Right choose of parameters and topologies can make the whole transmission link with better electrical performance.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Signal Integrity Simulation for SiP Using GTLE
    Jia, Jia
    Cao, Liqiang
    Wan, Lixi
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 468 - 470
  • [2] Signal Integrity Design of TSV and Interposer in 3D-IC
    Cho, Jonghyun
    Kim, Joungho
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [3] CMOS biosensor using TSV interposer technology
    Ebefors, Thorbjöm, 1600, IMAPS-International Microelectronics and Packaging Society (41):
  • [4] Signal Integrity Analysis on High-Density Silicon Interposer Package Technology for Next Generation Applications
    Singh, Surender
    Gupta, Ashish
    2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
  • [5] 3D Integration of Image Sensor SiP using TSV Silicon Interposer
    Wolf, M. Juergen
    Zoschke, K.
    Klumpp, A.
    Wieland, R.
    Klein, M.
    Nebrich, L.
    Heinig, A.
    Limansyah, I.
    Weber, W.
    Ehrmann, O.
    Reichl, H.
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 795 - +
  • [6] Effect of TSV Interposer on the Thermal Performance of FCBGA Package
    Hoe, Yen Yi Germaine
    Yue, Tang Gong
    Damaruganath, Pinjala
    Chong, Chai Tai
    Lau, John H.
    Zhang Xiaowu
    Vaidyanathan, Kripesh
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 778 - +
  • [7] Assembly Process Simulation of TSV Interposer
    Chen Si
    Qin Fei
    Xia Guofeng
    Wu Wei
    Yu Daquan
    Lu Yuan
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 234 - +
  • [8] Signal and Power Integrity Co-Simulation of HBM Interposer in High Density 2.5D Package
    Hu, Jin
    Li, Tao
    Zhang, Huan
    Fan, Yuqing
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [9] TSV based Silicon Interposer Technology for Wafer Level Fabrication of 3D SiP Modules
    Zoschke, K.
    Wolf, J.
    Lopper, C.
    Kuna, I.
    Juergensen, N.
    Glaw, V.
    Samulewicz, K.
    Roeder, J.
    Wilke, M.
    Wuensch, O.
    Klein, M.
    Von Suchodoletz, M.
    Oppermann, H.
    Braun, T.
    Wieland, R.
    Ehrmann, O.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 836 - 843
  • [10] Signal Integrity Analysis of a High-Performance Processor Package with Silicon Interposer
    Ren, Xiaoli
    Pang, Cheng
    Jiang, Feng
    Qin, Zheng
    Xue, Kai
    Liu, Haiyan
    Yu, Daquan
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 833 - 837
12345