Design and Implementation of CAN Data Compression Algorithm

被引：0

作者：

Wu, Yujing ^{[1
]}

Chung, Jin-Gyun ^{[1
]}

Sunwoo, Myung Hoon ^{[2
]}

机构：

[1] Chonbuk Natl Univ, Div Elect Engn, Jeonju, Jeonbuk, South Korea

[2] Ajou Univ, Sch ECE, Suwon, South Korea

来源：

2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2014年

关键词：

CAN; Embedded System; Data Compression;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Controller area network (CAN) was designed for multiplexing communication between electronic control units (ECUs) in vehicles and many high-level industrial control applications. Its cost, performance and reliability provide for tremendous flexibility in system design. When a CAN bus is overloaded by the increased number of ECUs connected to the CAN bus, both the waiting time for low priority CAN messages and the error probability of data transmission are increased. Thus, it is desirable to reduce the frame length since the time duration for the data transmission is proportional to CAN frame length. In this paper, we present a CAN message compression method to reduce the CAN frame length. Experimental results show that the CAN transmission data can be compressed up to 76% by the proposed method. By using an embedded test board, it is shown that 64-bit EMS CAN data compression can be performed within 0.16ms and consequently the proposed algorithm can be used in automobile applications without any problem.

引用

页码：582 / 585

页数：4

共 50 条

[41] The design and implementation of large data high-performance sorting algorithm
Zhang Hai-jian
2015 INTERNATIONAL CONFERENCE ON INTELLIGENT TRANSPORTATION, BIG DATA AND SMART CITY (ICITBS), 2016, : 850 - 853
[42] A novel image compression algorithm for hardware implementation
Chen, Suting
Yang, Shihong
Wu, Qinzhang
PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 1 - +
[43] FPGA hardware implementation of the LZMA compression algorithm
College of Integrated Circuits, Southeast University, Nanjing
210018, China
不详
210018, China
Beijing Hangkong Hangtian Daxue Xuebao, 3 (375-382):
[44] FPGA IMPLEMENTATION OF THE LRU ALGORITHM FOR VIDEO COMPRESSION
FATEMI, O
IDRIS, F
PANCHANATHAN, S
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (03) : 337 - 344
[45] A parallel implementation of a fractal image compression algorithm
Stapleton, WA
Mahmoud, W
Jackson, DJ
PROCEEDINGS OF THE TWENTY-EIGHTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 1996, : 332 - 336
[46] FPGA Based Implementation of ImageZero Compression Algorithm
Leiva L.
Vazquez M.
Tosini M.
Goni O.
Noguera J.
IEEE Latin America Transactions, 2019, 18 (02): : 344 - 350
[47] Implementation of modified SPIHT algorithm for Compression of images
Kurume, A. V.
Yana, D. M.
2ND INTERNATIONAL CONFERENCE ON METHODS AND MODELS IN SCIENCE AND TECHNOLOGY (ICM2ST-11), 2011, 1414
[48] FPGA Based Implementation of ImageZero Compression Algorithm
Leiva, L.
Vazquez, M.
Tosini, M.
Goni, O.
Noguera, J.
IEEE LATIN AMERICA TRANSACTIONS, 2020, 18 (02) : 344 - 350
[49] Design and development of bioinformatics feature based DNA sequence data compression algorithm
Banerjee K.
Bali V.
EAI Endorsed Transactions on Pervasive Health and Technology, 2020, 5 (20):
[50] Novel Data Compression Algorithm for Process Data
Purohit, Amit
2014 IEEE CONFERENCE ON CONTROL APPLICATIONS (CCA), 2014, : 784 - 789

← 1 2 3 4 5 →