Reliability analysis of flip chip designs via computer simulation

被引:26
作者
Lu, H [1 ]
Bailey, C [1 ]
Cross, M [1 ]
机构
[1] Univ Greenwich, Sch Comp & Math Sci, London SE10 9LS, England
关键词
D O I
10.1115/1.1286122
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A flip chip component is a silicon chip mounted to a substrate with the active area facing the substrate. This paper presents the results of an investigation into the relationship between a number of important material properties and geometric parameters on the thermal-mechanical fatigue reliability of a standard flip chip design and a flip chip design with use of microvias. Computer modeling has been used to analyze the mechanical conditions of flip chips under cyclic thermal loading where the Coffin-Manson empirical relationship has been used to predict the life time od the solder interconnects. The material properties and geometry parameters that have been investigated are the young's modulus, the coefficient of the thermal expansion (CTE) of the underfill, the out-of-plane CTE (CTEz) of the substrate, the thickness of the substrate, and the standoff height. when these parameters vary, the predicted life-times are calculated and some of the features of the results are explained. By comparing the predicted lifetimes of the two designs and the strain conditions under thermal loading, the local CTE mismatch has been found to be one of the most important factors in defining the reliability of flip chips with microvias.
引用
收藏
页码:214 / 219
页数:6
相关论文
共 6 条
[1]  
Darveaux R., 1995, Chap. 13, P379
[2]  
Dieter G.E, 1976, Mechanical Metallurgy
[3]   An efficient approach to predict solder fatigue life and its application to SM- and area array components [J].
Dudek, R ;
Nylen, M ;
Schubert, A ;
Michel, B ;
Reichl, H .
47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, :462-471
[4]  
FREAR DR, 1994, MECH SOLDER ALLOY IN
[5]  
FREAR DR, 1991, SOLDER MECH STATE AR, P191
[6]   A parametric study of flip chip reliability based on solder fatigue modelling [J].
Popelar, SF .
TWENTY FIRST IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1997, :299-307