Optimizing computations for effective block-processing

被引:8
作者
Lalgudi, KN [1 ]
Papaefthymiou, MC
Potkonjak, M
机构
[1] Intel Corp, Hillsboro, OR 97124 USA
[2] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[3] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
combinatorial optimization; computation dataflow graphs; embedded systems; high-level synthesis; integer linear programming; retiming; scheduling; vectorization;
D O I
10.1145/348019.348304
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Block-processing can decrease the time and power required to perform any given computation by simultaneously processing multiple samples of input data. The effectiveness of block-processing can be severely limited, however, if the delays in the dataflow graph of the computation are placed suboptimally. In this paper we investigate the application of retiming for improving the effectiveness of block-processing in computations. In particular, we consider the k-delay problem: Given a computation dataflow graph and a positive integer k, we wish to compute a retimed computation graph in which the original delays have been relocated so that k data samples can be processed simultaneously and fully regularly. We give an exact integer linear programming formulation for the k-delay problem. We also describe an algorithm that solves the k-delay problem fast in practice by relying on a set of necessary conditions to prune the search space. Experimental results with synthetic and random benchmarks demonstrate the performance improvements achievable by block-processing and the efficiency of our algorithm.
引用
收藏
页码:604 / 630
页数:27
相关论文
共 17 条
[1]  
BLAHUT RE, 1985, FAST ALGORITHMS DIGI
[2]   SYNCHRONOUS LOGIC SYNTHESIS - ALGORITHMS FOR CYCLE-TIME MINIMIZATION [J].
DEMICHELI, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) :63-73
[3]  
GIBBS WW, 1994, SCI AM SEP, P86
[4]  
GUERRA L, 1994, P IEEE WORKSH VLSI S, P73
[5]   RELATIVE SCHEDULING UNDER TIMING CONSTRAINTS - ALGORITHMS FOR HIGH-LEVEL SYNTHESIS OF DIGITAL CIRCUITS [J].
KU, DC ;
DEMICHELI, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) :696-718
[6]  
KUNG SY, 1988, VLSI ARRAY PROCESSOR
[7]   Computing strictly-second shortest paths [J].
Lalgudi, KN ;
Papaefthymiou, MC .
INFORMATION PROCESSING LETTERS, 1997, 63 (04) :177-181
[8]  
LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
[9]  
LIAO S, 1995, SIGPLAN NOTICES, V30, P186, DOI 10.1145/223428.207139
[10]  
Malik S., 1990, Proceedings of the Twenty-Third Annual Hawaii International Conference on System Sciences, P397, DOI 10.1109/HICSS.1990.205140