A Comparative Study on Scaling Capabilities of Si and SiGe Nanoscale Double Gate Tunneling FETs

被引:24
作者
Bentrcia, Toufik [1 ]
Djeffal, Faycal [2 ]
Hichem, Ferhati [2 ]
Dibi, Zohir [2 ]
机构
[1] Univ Hadj Lakhdar Batna 1, Dept Phys, LEPCM, Batna 05000, Algeria
[2] Univ Mostefa Benboulaid Batna 2, Dept Elect, LEA, Batna 05000, Algeria
关键词
TFET design; SiGe alloy; Scaling; Interface traps; FIELD-EFFECT TRANSISTOR; JUNCTIONLESS MOSFET; PERFORMANCE; CIRCUIT; DESIGN; MODEL; TFET; GE;
D O I
10.1007/s12633-019-00190-w
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In the last few years, an accelerated trend towards the miniaturization of nanoscale circuits has been recorded. In this context, the Tunneling Field-Effect Transistors (TFETs) are gaining attention because of their good subthreshold characteristics, high scalability and low leakage current. However, they suffer from low values of the ON-state current and severe ambipolar transport mechanism. The aim of this work is to investigate the performance of SiGe nanoscale Double Gate TFET device including low doped drain region. The electrical performance of the considered device is investigated numerically using ATLAS 2D simulator, where both scaling and reliability aspects of the proposed design are reported. In this context, we address the impact of the channel length, traps density and drain doping parameters on the variation of some figures of merit of the device namely the swing factor and the I-ON/I-OFF ratio. The obtained results indicate the superior immunity of the proposed design against traps induced degradation in comparison to the conventional TFET structure. Therefore, this work can offer more insights regarding the benefit of adopting channel materials and drain doping engineering techniques for future reliable low-power nanoscale electronic applications.
引用
收藏
页码:945 / 953
页数:9
相关论文
共 27 条
[11]   Suppression of ambipolar current in tunnel FETs using drain-pocket: Proposal and analysis [J].
Garg, Shelly ;
Saurabh, Sneh .
SUPERLATTICES AND MICROSTRUCTURES, 2018, 113 :261-270
[12]   Analytical analysis of nanoscale fully depleted Double-Gate MOSFETs including the hot-carrier degradation effects [J].
Ghoggali, Z. ;
Djeffal, F. .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (02) :119-127
[13]   Hybrid TFET-MOSFET circuit: A solution to design soft-error resilient ultra-low power digital circuit [J].
Hemmat, Maede ;
Kamal, Mehdi ;
Afzali-Kusha, Ali ;
Pedram, Massoud .
INTEGRATION-THE VLSI JOURNAL, 2017, 57 :11-19
[14]   FUTURE CMOS SCALING AND RELIABILITY [J].
HU, CM .
PROCEEDINGS OF THE IEEE, 1993, 81 (05) :682-689
[15]   Tunnel field-effect transistors as energy-efficient electronic switches [J].
Ionescu, Adrian M. ;
Riel, Heike .
NATURE, 2011, 479 (7373) :329-337
[16]   Interfaces and performance: What future for nanoscale Ge and SiGe based CMOS? (invited) [J].
Le Royer, C. .
MICROELECTRONIC ENGINEERING, 2011, 88 (07) :1541-1548
[17]   Analysis of a SiGe MOSFET at 22nm [J].
Mahajan, Rashmi ;
Gautam, D. K. .
SILICON, 2016, 8 (04) :505-511
[18]   The fundamental downscaling limit of field effect transistors [J].
Mamaluy, Denis ;
Gao, Xujiao .
APPLIED PHYSICS LETTERS, 2015, 106 (19)
[19]  
Mamidala J.K., 2017, Tunnel Field-Effect Transistors (TFET): Modeling and Simulation, V1st
[20]   Low-Voltage Tunnel Transistors for Beyond CMOS Logic [J].
Seabaugh, Alan C. ;
Zhang, Qin .
PROCEEDINGS OF THE IEEE, 2010, 98 (12) :2095-2110