A Comparative Study on Scaling Capabilities of Si and SiGe Nanoscale Double Gate Tunneling FETs

被引:24
作者
Bentrcia, Toufik [1 ]
Djeffal, Faycal [2 ]
Hichem, Ferhati [2 ]
Dibi, Zohir [2 ]
机构
[1] Univ Hadj Lakhdar Batna 1, Dept Phys, LEPCM, Batna 05000, Algeria
[2] Univ Mostefa Benboulaid Batna 2, Dept Elect, LEA, Batna 05000, Algeria
关键词
TFET design; SiGe alloy; Scaling; Interface traps; FIELD-EFFECT TRANSISTOR; JUNCTIONLESS MOSFET; PERFORMANCE; CIRCUIT; DESIGN; MODEL; TFET; GE;
D O I
10.1007/s12633-019-00190-w
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
In the last few years, an accelerated trend towards the miniaturization of nanoscale circuits has been recorded. In this context, the Tunneling Field-Effect Transistors (TFETs) are gaining attention because of their good subthreshold characteristics, high scalability and low leakage current. However, they suffer from low values of the ON-state current and severe ambipolar transport mechanism. The aim of this work is to investigate the performance of SiGe nanoscale Double Gate TFET device including low doped drain region. The electrical performance of the considered device is investigated numerically using ATLAS 2D simulator, where both scaling and reliability aspects of the proposed design are reported. In this context, we address the impact of the channel length, traps density and drain doping parameters on the variation of some figures of merit of the device namely the swing factor and the I-ON/I-OFF ratio. The obtained results indicate the superior immunity of the proposed design against traps induced degradation in comparison to the conventional TFET structure. Therefore, this work can offer more insights regarding the benefit of adopting channel materials and drain doping engineering techniques for future reliable low-power nanoscale electronic applications.
引用
收藏
页码:945 / 953
页数:9
相关论文
共 27 条
[1]   A two-dimensional analytical subthreshold behavior analysis including hot-carrier effect for nanoscale Gate Stack Gate All Around (GASGAA) MOSFETs [J].
Abdi, M. A. ;
Djeffal, F. ;
Dibi, Z. ;
Arar, D. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2011, 10 (1-2) :179-185
[2]  
[Anonymous], 2012, ATL US MAN
[3]  
[Anonymous], 2010, THESIS
[4]   An analytical two dimensional subthreshold behavior model to study the nanoscale GCGS DG Si MOSFET including interfacial trap effects [J].
Bentrcia, T. ;
Djeffal, F. ;
Chandi, M. .
MICROELECTRONICS RELIABILITY, 2013, 53 (04) :520-527
[5]   Continuous analytic I-V model for GS DG MOSFETs including hot-carrier degradation effects [J].
Bentrcia, Toufik ;
Djeffal, Faycal ;
Benhaya, Abdel Hamid .
JOURNAL OF SEMICONDUCTORS, 2012, 33 (01)
[6]   Improved analog/RF performance of double gate junctionless MOSFET using both gate material engineering and drain/source extensions [J].
Chebaki, E. ;
Djeffal, F. ;
Ferhati, H. ;
Bentrcia, T. .
SUPERLATTICES AND MICROSTRUCTURES, 2016, 92 :80-91
[7]   Improved analog and RF performances of gate-all-around junctionless MOSFET with drain and source extensions [J].
Djeffal, F. ;
Ferhati, H. ;
Bentrcia, T. .
SUPERLATTICES AND MICROSTRUCTURES, 2016, 90 :132-140
[8]   An improved analog electrical performance of submicron Dual-Material gate (DM) GaAs-MESFETs using multi-objective computation [J].
Djeffal, F. ;
Lakhdar, N. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (01) :29-35
[9]   Tunnel FETs for Ultra low Voltage Digital VLSI Circuits: Part I-Device-Circuit Interaction and Evaluation at Device Level [J].
Esseni, David ;
Guglielmini, Manuel ;
Kapidani, Bernard ;
Rollo, Tommaso ;
Alioto, Massimo .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) :2488-2498
[10]   The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability [J].
Ferhati, Hichem ;
Djeffal, Faycal ;
Bentrcia, Toufik .
BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2018, 9 :1856-1862