True Kelvin CMOS Test Structure to achieve Accurate and Repeatable DC Wafer-Level Measurements for Device Modelling Applications

被引:0
|
作者
Sia, Choon Beng [1 ]
机构
[1] Cascade Microtech Inc, 26 Woodlands Loop,Level 7, Singapore 738317, Singapore
来源
2017 INTERNATIONAL CONFERENCE OF MICROELECTRONIC TEST STRUCTURES (ICMTS) | 2017年
关键词
PADS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 6-pad True Kelvin Test Structure for advanced CMOS devices is proposed in this work. It allows test engineers to make very accurate and repeatable wafer-level measurements required for SPICE modelling applications. This design helps to overcome parasitic resistance of the probe holder and probe which is found to be dependent on test temperatures. It also mitigates increase in probe contact resistance due to oxidation of exposed underlying copper on aluminum capped test pads as a result of repeated probing at elevated temperatures. Most important of all, it enables accurate device measurements with minimal probe scrub, essential for 30 micrometers or less test pads, without the need for frequent probe tip cleaning.
引用
收藏
页数:4
相关论文
共 4 条
  • [1] Minimizing Discontinuities in Wafer-Level Sub-THz Measurements up to 750 GHz for Device Modelling Applications
    Sia, Choon Beng
    2017 89TH ARFTG MICROWAVE MEASUREMENT CONFERENCE (ARFTG): ADVANCED TECHNOLOGIES FOR COMMUNICATIONS, 2017,
  • [2] Making Accurate and Consistent Wafer Measurements with Next Generation Guarded True-Kelvin MEMS DC Probes
    Sia, Choon Beng
    Funatoko, Yoichi
    Kunioka, Isao
    Watanabe, Masanori
    Andrews, Peter
    Dawson, Ken
    Sameshima, Masahiro
    Saeki, Takao
    Yang, John
    Li, Jesse
    Li, Xiaoyu
    Guo, Siming
    Fan, Li
    Lim, Wei Meng
    Wilcox, Eric
    Lord, Anthony
    Lastella, Sarah
    Kawamata, Nobuhiro
    Klattenhoff, Jens
    Kister, Jarek
    Losey, Matt
    Slessor, Mike
    2024 IEEE 36TH INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, ICMTS 2024, 2024,
  • [3] Design and Optimization of a Fan-Out Wafer-Level Packaging- Based Integrated Passive Device Structure for FMCW Radar Applications
    Yang, Jiajie
    Xu, Lixin
    Yang, Ke
    MICROMACHINES, 2024, 15 (11)
  • [4] 2.1 dB noise figure 5.2 GHz CMOS low noise amplifier using wafer-level integrated passive device technology with a DC power consumption of 10 mW
    Lin, K. -C.
    Chiou, H. -K.
    Chang, D. -C.
    Juang, Y. -Z.
    IET MICROWAVES ANTENNAS & PROPAGATION, 2012, 6 (11) : 1286 - 1290