NH3-RTP grown ultra-thin oxynitride layers for MOS gate applications

被引:3
|
作者
Chung, HYA
Dietl, W
Niess, J
Nényei, Z
Lerch, W
Wieczorek, K
Krumm, N
Ludsteck, A
Eisele, I
机构
[1] Mattson Thermal Prod GmbH, D-89160 Dornstadt, Germany
[2] AMD Saxony LLC & Co KG, D-01109 Dresden, Germany
[3] Univ Bunderwehr, D-85577 Neubiberg, Germany
关键词
ultra-thin oxynitrides; SiO2; RTP; post nitridation annealing; leakage current; threshold voltage;
D O I
10.1016/j.mseb.2004.12.082
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Ultra-thin oxynitrides can serve as gate dielectrics for the technology nodes 100 nm and below. In this work, we present the properties of ultra-thin oxynitride gate dielectrics prepared by RTP nitridation of Si in NH3 followed by post-grown oxidation in O-2 or in steam (post nitridation anneal, PNA). The layers show excellent barrier properties including significantly lower leakage current compared to SiO2 Of identical equivalent oxide thickness (EOT). For the same EOT, the tunnel current density of the RTP oxynitride layers were about four orders of magnitude lower compared to SiO2, With optimised, the interface state density (D-it) of the RTP-grown oxynitride layer is in the region of a good SiO2 layer (D-it, similar to 1E11 eV(-1) cm(2)). X-ray photoelectron spectroscopy (XPS) data of selected oxynitride layers indicate that a nitrogen concentration of as high as 31% can be achieved by RTP process. RTP grown oxynitride layers were applied to NMOS transistors as gate dielectrics and their device performances were compared with those prepared by RF plasma nitridation (RF-PN). Transistors with RTP-grown oxynitride gate show a significantly better uniformity in threshold voltage on 200 mm wafers than those oxynitride layers grown by RF-PN. It was also found that the leakage currents of the RTP and RF-PN gate oxynitrides obey the same trend from the 1.5.nm EOT regime down to the 1.0 nm EOT regime. This observation indicates that the leakage current barrier quality of the RTP oxynitride is at least as good as the RF-PN oxynitrides. (c) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:55 / 59
页数:5
相关论文
共 50 条
  • [21] Improved method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics
    Ghibaudo, G.
    Bruyere, S.
    Devoivre, T.
    DeSalvo, B.
    Vincent, E.
    IEEE International Conference on Microelectronic Test Structures, 1999, : 111 - 116
  • [22] Effect of strain-temperature stress on MOS structure with ultra-thin gate oxide
    Lin, Chia-Nan
    Yang, Yi-Lin
    Chen, Wei-Ting
    Lin, Shang-Chih
    Chuang, Kai-Chieh
    Hwu, Jenn-Gwo
    MICROELECTRONIC ENGINEERING, 2008, 85 (09) : 1915 - 1919
  • [23] Surface Atomic Arrangement of Aluminum Ultra-Thin Layers Grown on Si(111)
    Jum'h, Inshad
    Abu-Safe, Husam H.
    Ware, Morgan E.
    Qattan, I. A.
    Telfah, Ahmad
    Tavares, Carlos J.
    NANOMATERIALS, 2023, 13 (06)
  • [24] Perovskite photovoltaic cells with ultra-thin buffer layers for tandem applications
    Song, Hyung-Jun
    Lee, Hyunho
    Ahn, SeJin
    Song, Hee-eun
    Lee, Changhee
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (10)
  • [25] New approaches for formation of ultra-thin PtSi layers for infrared applications
    Donaton, RA
    Jin, S
    Bender, H
    Zagrebnov, M
    Baert, K
    Maex, K
    Vantomme, A
    Langouche, G
    RAPID THERMAL AND INTEGRATED PROCESSING VII, 1998, 525 : 307 - 312
  • [26] State of the art of ultra-thin gold layers: formation fundamentals and applications
    Liang, Suzhe
    Schwartzkopf, Matthias
    Roth, Stephan V.
    Mueller-Buschbaum, Peter
    NANOSCALE ADVANCES, 2022, 4 (12): : 2533 - 2560
  • [27] New approaches for formation of ultra-thin PtSi layers for infrared applications
    Donaton, RA
    Jin, S
    Bender, H
    Zagrebnov, M
    Baert, K
    Maex, K
    ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 241 - 241
  • [28] SYNTHESIS OF HIGH-QUALITY ULTRA-THIN GATE OXIDES FOR ULSI APPLICATIONS
    ROY, PK
    SINHA, AK
    AT&T TECHNICAL JOURNAL, 1988, 67 (06): : 155 - 174
  • [29] Inversion MOS capacitance extraction for ultra-thin gate oxide using BSIM4
    Lee, W
    Su, KW
    Chiang, CS
    Liu, S
    Su, P
    2005 IEEE VLSI-TSA International Symposium on VLSI Technology (VLSI-TSA-TECH), Proceedings of Technical Papers, 2005, : 62 - 63
  • [30] Inelastic electron tunnelling spectroscopy in N-MOS junctions with ultra-thin gate oxide
    Petit, C
    Salace, G
    Vuillaume, D
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1663 - 1668