NH3-RTP grown ultra-thin oxynitride layers for MOS gate applications

被引:3
|
作者
Chung, HYA
Dietl, W
Niess, J
Nényei, Z
Lerch, W
Wieczorek, K
Krumm, N
Ludsteck, A
Eisele, I
机构
[1] Mattson Thermal Prod GmbH, D-89160 Dornstadt, Germany
[2] AMD Saxony LLC & Co KG, D-01109 Dresden, Germany
[3] Univ Bunderwehr, D-85577 Neubiberg, Germany
关键词
ultra-thin oxynitrides; SiO2; RTP; post nitridation annealing; leakage current; threshold voltage;
D O I
10.1016/j.mseb.2004.12.082
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Ultra-thin oxynitrides can serve as gate dielectrics for the technology nodes 100 nm and below. In this work, we present the properties of ultra-thin oxynitride gate dielectrics prepared by RTP nitridation of Si in NH3 followed by post-grown oxidation in O-2 or in steam (post nitridation anneal, PNA). The layers show excellent barrier properties including significantly lower leakage current compared to SiO2 Of identical equivalent oxide thickness (EOT). For the same EOT, the tunnel current density of the RTP oxynitride layers were about four orders of magnitude lower compared to SiO2, With optimised, the interface state density (D-it) of the RTP-grown oxynitride layer is in the region of a good SiO2 layer (D-it, similar to 1E11 eV(-1) cm(2)). X-ray photoelectron spectroscopy (XPS) data of selected oxynitride layers indicate that a nitrogen concentration of as high as 31% can be achieved by RTP process. RTP grown oxynitride layers were applied to NMOS transistors as gate dielectrics and their device performances were compared with those prepared by RF plasma nitridation (RF-PN). Transistors with RTP-grown oxynitride gate show a significantly better uniformity in threshold voltage on 200 mm wafers than those oxynitride layers grown by RF-PN. It was also found that the leakage currents of the RTP and RF-PN gate oxynitrides obey the same trend from the 1.5.nm EOT regime down to the 1.0 nm EOT regime. This observation indicates that the leakage current barrier quality of the RTP oxynitride is at least as good as the RF-PN oxynitrides. (c) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:55 / 59
页数:5
相关论文
共 50 条
  • [1] Characterization of MOS structures with ultra-thin tunneling oxynitride
    Fujioka, H
    Wann, C
    Park, D
    Hu, C
    SURFACE/INTERFACE AND STRESS EFFECTS IN ELECTRONIC MATERIALS NANOSTRUCTURES, 1996, 405 : 333 - 338
  • [2] RECENT DEVELOPMENTS IN ULTRA-THIN OXYNITRIDE GATE DIELECTRICS
    HAN, LK
    BHAT, M
    WRISTERS, D
    WANG, HH
    KWONG, DL
    MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 89 - 96
  • [3] Ultra-thin oxynitride gate dielectrics for 0.18 μm CMOS and beyond
    Takayanagi, Mariko
    Toyoshima, Yoshiaki
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999,
  • [5] Ultra-thin and Flat Mica as Gate Dielectric Layers
    Low, Chong Guan
    Zhang, Qing
    SMALL, 2012, 8 (14) : 2178 - 2183
  • [6] Soft breakdown of ultra-thin gate oxide layers
    IMEC, Leuven, Belgium
    IEEE Trans Electron Devices, 9 (1499-1504):
  • [7] Soft breakdown of ultra-thin gate oxide layers
    Depas, M
    Nigam, T
    Heyns, MM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) : 1499 - 1504
  • [8] Modeling soft breakdown of ultra-thin gate oxide layers
    Houssa, M
    Mertens, PW
    Heyns, MM
    ULTRATHIN SIO2 AND HIGH-K MATERIALS FOR ULSI GATE DIELECTRICS, 1999, 567 : 307 - 312
  • [9] Ultra-thin gate oxide grown on nitrogen implanted silicon
    Nam, IH
    Hong, SI
    Sim, JS
    Park, BG
    Lee, JD
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S788 - S790
  • [10] High performance and highly stable ultra-thin oxynitride for CMOS applications
    Zhu, Wenjuan
    Shepard, Joseph
    He, Wei
    Ray, Asit
    Ronsheim, Paul
    Schepis, Dominic
    Mocuta, Dan
    Leobandung, Effendi
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 223 - 226