Crosstalk- and performance-driven multilevel full-chip routing

被引:33
作者
Ho, TY [1 ]
Chang, YW
Chen, SJ
Lee, DT
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[3] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[4] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
[5] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan
关键词
detailed routing; global routing; layout; noise optimization; physical design; routing; timing optimization;
D O I
10.1109/TCAD.2005.847902
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a novel framework for fast multilevel routing considering crosstalk and performance optimization. To handle the crosstalk minimization problem, we incorporate an intermediate stage of layer/track assignment into the multilevel routing framework. For performance-driven routing, we propose a novel minimum-radius minimum-cost spanning tree heuristic for global routing. Compared with the state-of-the-art multilevel routing with the routability mode, the experimental results show that our router achieved a 6.7X runtime speedup, reduced the respective maximum and average crosstalk (coupling length) by about 30% and 24%, reduced the respective maximum and average delay by about 15% and 5%. Compared with the timing-driven mode, the experimental results show that our router still achieved a 5.9X runtime speedup, reduced the respective maximum and average crosstalk by about 35% and 23%, reduced the respective maximum and average delay by about 7% and 10% in comparable routability, and resulted in fewer failed nets.
引用
收藏
页码:869 / 878
页数:10
相关论文
共 31 条
[1]   Global routing by never approximation algorithms for multicommodiy flow [J].
Albrecht, C .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (05) :622-632
[2]   Multilevel circuit partitioning [J].
Alpert, CJ ;
Huang, JH ;
Kahng, AB .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) :655-667
[3]   Track assignment: A desirable intermediate step between global routing and detailed routing [J].
Batterywala, S ;
Shenoy, N ;
Nicholls, W ;
Zhou, H .
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :59-66
[4]   Multilevel optimization for large-scale circuit placement [J].
Chan, TF ;
Cong, J ;
Kong, TM ;
Shinnerl, JR .
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, :171-176
[5]   MR: A new framework for multilevel full-chip routing [J].
Chang, YW ;
Lin, SP .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) :793-800
[6]   Timing-driven routing for symmetrical array-based FPGAs [J].
Chang, YW ;
Zhu, K ;
Wong, DF .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2000, 5 (03) :433-450
[7]  
CHAUDHARY K, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P697, DOI 10.1109/ICCAD.1993.580164
[8]   Multilevel approach to full-chip gridless routing [J].
Cong, J ;
Fang, J ;
Zhang, Y .
ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, :396-403
[9]   An enhanced multilevel routing system [J].
Cong, J ;
Xie, M ;
Zhang, Y .
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, :51-58
[10]  
Cong J., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P12, DOI 10.1145/332357.332367