Design and Implementation of an MSI number based Image Watermarking Architecture in Transform Domain

被引:0
作者
Mahanta, Koushik [1 ]
Das, Dibya Jyoti [1 ]
Bhuyan, H. M. Khalid Raihan [1 ]
Dutta, Ankita [1 ]
Gogoi, Mriganka [1 ]
机构
[1] Assam Don Bosco Univ, Gauhati, India
来源
2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN) | 2014年
关键词
VLSI; FPGA; HDL; MSI; Digital Image Watermarking;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hardware based digital image watermarking is in a good demand these days because of its fast real time implementation. It is seen that hardware based watermarking often comes with computational complexity and difficulty in implementation. In this paper, we discuss the development and implementation of the hardware architecture of Digital Image Watermarking in transform domain using a newly developed simple yet secured algorithm. Walsh Transform is used to convert the cover image from spatial domain to transform domain as it is a secured Transform function and it is also feasible to synthesize the developed architecture using HDL (Hardware Description Language) synthesizer. The proposed architecture is not very resource rich. The proposed watermarking architecture will be very useful particularly for image authentication process and secured transmission of message inside an image. Here, the proposed algorithm embeds the watermark into a cover image and also extracts it at the receiving end using the MSI numbers generated during the watermark insertion process. One significant advantage of the algorithm is that there is no need of the original image to extract the watermark at the receiving end. The whole work can be viewed as the sequential amalgamation of three subtasks: theoretical modeling, designing the hardware architecture in Verilog HDL and performance observation by an adopted simulation set-up. The complete designed architecture is found to be compatible for verification using Field Programmable Gate Array (FPGA) for VLSI implementation.
引用
收藏
页码:157 / 163
页数:7
相关论文
共 50 条
  • [31] Discrete stationary wavelet transform and SVD-based digital image watermarking for improved security
    Chellappan, Rajakumar
    Satheeskumaran, S.
    Venkatesan, C.
    Saravanan, S.
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2021, 24 (04) : 354 - 362
  • [32] Digital Image Watermarking Based on Texture Block and Edge Detection in the Discrete Wavelet Domain
    Wang, Yingli
    Bai, Xue
    Yan, Shuang
    2013 INTERNATIONAL CONFERENCE ON SENSOR NETWORK SECURITY TECHNOLOGY AND PRIVACY COMMUNICATION SYSTEM (SNS & PCS), 2013, : 170 - 174
  • [33] VLSI-Based Pipeline Architecture for Reversible Image Watermarking by Difference Expansion with High-Level Synthesis Approach
    Subhajit Das
    Reshmi Maity
    N. P. Maity
    Circuits, Systems, and Signal Processing, 2018, 37 : 1575 - 1593
  • [34] A new robust digital image watermarking technique based on the Discrete Cosine Transform and neural network
    Nilchi, Ahmad R. Naghsh
    Taheri, Ayoub
    2008 INTERNATIONAL SYMPOSIUM ON BIOMETRICS AND SECURITY TECHNOLOGIES, 2008, : 1 - +
  • [35] VLSI-Based Pipeline Architecture for Reversible Image Watermarking by Difference Expansion with High-Level Synthesis Approach
    Das, Subhajit
    Maity, Reshmi
    Maity, N. P.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (04) : 1575 - 1593
  • [36] Adaptive Pipeline Hardware Architecture Design and Implementation for Image Lossless Compression/Decompression Based on JPEG-LS
    Liu, Fangjia
    Chen, Xiyao
    Liao, Zijun
    Yang, Chong
    IEEE ACCESS, 2024, 12 : 5393 - 5403
  • [37] Efficient hardware architecture of 2D-scan-based wavelet watermarking for image and video
    Karmani, Sourour
    Djemal, Ridha
    Tourki, Rached
    COMPUTER STANDARDS & INTERFACES, 2009, 31 (04) : 801 - 811
  • [38] VLSI architecture design and implementation of 5/3 and 9/7 lifting Discrete Wavelet Transform
    Naseer, Raja Arslan
    Nasim, Muneeba
    Sohaib, Muhummad
    Younis, Ch. Jabbar
    Mehmood, Anzar
    Alam, Mehboob
    Massoud, Yehia
    INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 253 - 259
  • [39] FPGA Hardware Architecture for Stereoscopic Image Compression Based on Block Matching, Watermarking and Hamming Code
    Akkad, Ghattas
    ElHassan, Moustapha
    Ayoubi, Rafic
    2016 SECOND INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS (IPAS), 2016,
  • [40] Design and implementation of FPGA based communication architecture for control system
    Zhang A.-K.
    Wang W.-M.
    Hu X.-H.
    Huang W.-J.
    Zhejiang Daxue Xuebao(Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2010, 44 (04): : 659 - 664