Design of Optimal CMOS Analog Amplifier Circuits Using a Hybrid Evolutionary Optimization Technique

被引:10
作者
De, Bishnu Prasad [1 ]
Maji, Kanchan Baran [2 ]
Kar, Rajib [2 ]
Mandal, Durbadal [2 ]
Ghoshal, Sakti Prasad [3 ]
机构
[1] HIT, Dept ECE, Haldia, India
[2] NIT, Dept ECE, Durgapur, India
[3] NIT, Dept EE, Durgapur, India
关键词
Transistor sizing; differential amplifier; op-amp; DE; PSO; RPSODE; optimization;
D O I
10.1142/S0218126618500299
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes an efficient design technique for two commonly used VLSI circuits, namely, CMOS current mirror load-based di r erential amplifier circuit and CMOS two-stage operational amplifier. The hybrid evolutionary method utilized for these optimal designs is random particle swarm optimization with di r erential evolution (RPSODE). Random PSO utilizes the weighted particles for monitoring the search directions. DE is a robust evolutionary technique. It has demonstrated an exclusive performance for the optimization problems which are continuous and global but suffers from the uncertainty issues. PSO is a robust optimization method but suffers from sub-optimality problem. This paper effectively hybridizes the random PSO and DE to remove the limitations related to both the techniques individually. In this paper, RPSODE is employed to optimize the sizes of the MOS transistors to reduce the overall area taken by the circuit while satisfying the design constraints. The results obtained from RPSODE technique are validated in SPICE environment. SPICE-based simulation results justify that RPSODE is a much better technique than other formerly reported methods for the designs of the above mentioned circuits in terms of MOS area, gain, power dissipation, etc.
引用
收藏
页数:23
相关论文
共 25 条
[1]  
Allen PhillipE., 2002, CMOS ANALOG CIRCUIT, V2nd
[2]  
[Anonymous], INT J COMPUTER SCI I
[3]   Simultaneous Optimization of Analog Circuits With Reliability and Variability for Applications on Flexible Electronics [J].
Chen, Yen-Lung ;
Wu, Wan-Rong ;
Liu, Chien-Nan Jimmy ;
Li, James Chien-Mo .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (01) :24-35
[4]  
De B. P., P IEEE INT C COMM SI, P1818
[5]  
Gupta H., 2012, Int. J. Electron. Comput. Commun. Technol, V2, P9
[6]   Optimal design of a CMOS op-amp via geometric programming [J].
Hershenson, MD ;
Boyd, SP ;
Lee, TH .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) :1-21
[7]   VLSI NEURAL-NETWORK CIRCUIT USING A MULTIPLE-INPUT TRANSCONDUCTANCE AMPLIFIER AND DIGITAL MULTIPLEXERS [J].
HO, CS ;
LIOU, JJ .
INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (05) :577-583
[8]  
Kamisetty S., P IEEE WORLD C INF C, P274
[9]  
Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
[10]  
KRUISKAMP W, 1995, DES AUT CON, P433