Diagnosis of multiple hold-time and setup-time faults in scan chains

被引:31
作者
Li, JCM [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10764, Taiwan
关键词
fault diagnosis; ATPG; scan chain;
D O I
10.1109/TC.2005.182
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a diagnosis technique to locate hold-time (HT) faults and setup-time (ST) faults in scan chains. This technique achieves deterministic diagnosis results by applying thermometer scan input (TSI) patterns, which have only one rising or one falling transition. With TSI patterns, the diagnosis patterns can be easily generated by existing single stuck-at fault test pattern generators with few modifications. In addition to the first fault, this technique diagnoses remaining faults by applying thermometer scan input with padding (TSIP) patterns. For the benchmark circuits (up to 6.6K scan cells), experiments show that the diagnosis resolutions are no worse than 15, even in the presence of multiple faults in a scan chain.
引用
收藏
页码:1467 / 1472
页数:6
相关论文
共 15 条
[1]  
BUSHNELL ML, 2000, ESSENTIALS ELECT TES, P226
[2]  
Edirisooriya S., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P250, DOI 10.1109/VTEST.1995.512645
[3]  
GUO R, 2002, P INT S TEST FAIL AN, P723
[4]   A technique for fault diagnosis of defects in scan chains [J].
Guo, RF ;
Venkatarman, S .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :268-277
[5]  
HIGH P, 1998, P IEEE INT TEST C, P43
[6]  
Hirase J., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P153, DOI 10.1109/ATS.1999.810744
[7]  
Huang Y, 2003, INT TEST CONF P, P319, DOI 10.1109/TEST.2003.1270854
[8]  
Kruseman B, 2004, INT TEST CONF P, P290
[9]   Diagnosing scan chain faults [J].
Kundu, Sandip .
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (04) :512-516
[10]  
Motika F., 2003, US Patent, Patent No. [6,516,432 B1, 6516432]