A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation

被引:24
作者
Mina, Rayan [1 ]
Jabbour, Chadi [2 ]
Sakr, George E. [3 ]
机构
[1] St Joseph Univ Beirut, Dept Elect & Mech Engn, Beirut 10042020, Lebanon
[2] Inst Mines Telecom Paris, COMELEC, F-91120 Palaiseau, France
[3] Virgil Syst, Toronto, ON M5G 1E2, Canada
关键词
automated circuit sizing; machine learning; analog IC design; deep neural networks; OPTIMIZATION; LAYOUT;
D O I
10.3390/electronics11030435
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog integrated circuit design is widely considered a time-consuming task due to the acute dependence of analog performance on the transistors' and passives' dimensions. An important research effort has been conducted in the past decade to reduce the front-end design cycles of analog circuits by means of various automation approaches. On the other hand, the significant progress in high-performance computing hardware has made machine learning an attractive and accessible solution for everyone. The objectives of this paper were: (1) to provide a comprehensive overview of the existing state-of-the-art machine learning techniques used in analog circuit sizing and analyze their effectiveness in achieving the desired goals; (2) to point out the remaining open challenges, as well as the most relevant research directions to be explored. Finally, the different analog circuits on which machine learning techniques were applied are also presented and their results discussed from a circuit designer perspective.
引用
收藏
页数:20
相关论文
共 49 条
  • [21] An Artificial Neural Network Assisted Optimization System for Analog Design Space Exploration
    Li, Yaping
    Wang, Yong
    Li, Yusong
    Zhou, Ranran
    Lin, Zhaojun
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2640 - 2653
  • [22] GASPAD: A General and Efficient mm-wave Integrated Circuit Synthesis Method Based on Surrogate Model Assisted Evolutionary Algorithm
    Liu, Bo
    Zhao, Dixian
    Reynaert, Patrick
    Gielen, Georges G. E.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (02) : 169 - 182
  • [23] Lohit V.B., 2016, INT J ELECT COMPUT E, V6, P320, DOI [10.1016/j.vlsi.2020.11.006, DOI 10.1016/J.VLSI.2020.11.006]
  • [24] Lourenço N, 2019, INT C SYNTH MODEL AN, P13, DOI [10.1109/smacd.2019.8795282, 10.1109/SMACD.2019.8795282]
  • [25] Lourenço N, 2018, INT C SYNTH MODEL AN, P133, DOI 10.1109/SMACD.2018.8434896
  • [26] Lyu WL, 2018, PR MACH LEARN RES, V80
  • [27] An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits
    Lyu, Wenlong
    Xue, Pan
    Yang, Fan
    Yan, Changhao
    Hong, Zhiliang
    Zeng, Xuan
    Zhou, Dian
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (06) : 1954 - 1967
  • [28] Shortening the gap between pre- and post-layout analog IC performance by reducing the LDE-induced variations with multi-objective simulated quantum annealing
    Martins, Ricardo
    Lourenco, Nuno
    Povoa, Ricardo
    Horta, Nuno
    [J]. ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2021, 98
  • [29] Nguyen MT, 2013, IEEE INT SYMP CIRC S, P1035, DOI 10.1109/ISCAS.2013.6572026
  • [30] Montaudon Franck, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P362, DOI 10.1109/ISSCC.2008.4523207