A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation

被引:24
作者
Mina, Rayan [1 ]
Jabbour, Chadi [2 ]
Sakr, George E. [3 ]
机构
[1] St Joseph Univ Beirut, Dept Elect & Mech Engn, Beirut 10042020, Lebanon
[2] Inst Mines Telecom Paris, COMELEC, F-91120 Palaiseau, France
[3] Virgil Syst, Toronto, ON M5G 1E2, Canada
关键词
automated circuit sizing; machine learning; analog IC design; deep neural networks; OPTIMIZATION; LAYOUT;
D O I
10.3390/electronics11030435
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog integrated circuit design is widely considered a time-consuming task due to the acute dependence of analog performance on the transistors' and passives' dimensions. An important research effort has been conducted in the past decade to reduce the front-end design cycles of analog circuits by means of various automation approaches. On the other hand, the significant progress in high-performance computing hardware has made machine learning an attractive and accessible solution for everyone. The objectives of this paper were: (1) to provide a comprehensive overview of the existing state-of-the-art machine learning techniques used in analog circuit sizing and analyze their effectiveness in achieving the desired goals; (2) to point out the remaining open challenges, as well as the most relevant research directions to be explored. Finally, the different analog circuits on which machine learning techniques were applied are also presented and their results discussed from a circuit designer perspective.
引用
收藏
页数:20
相关论文
共 49 条
  • [11] Grabmann M, 2019, INT C SYNTH MODEL AN, P5, DOI [10.1109/smacd.2019.8795295, 10.1109/SMACD.2019.8795295]
  • [12] Gray P. R., 2017, ANAL DESIGN ANALOG I
  • [13] BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks
    Hakhamaneshi, Kourosh
    Werblun, Nick
    Abbeel, Pieter
    Stojanovic, Vladimir
    [J]. 2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [14] Artificial Neural Network Model for Design Optimization of 2-stage Op-amp
    Harsha, M., V
    Harish, B. P.
    [J]. 2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,
  • [15] Hasani RM, 2017, IEEE IJCNN, P2235, DOI 10.1109/IJCNN.2017.7966126
  • [16] Hjalmarson E, 2003, SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, P77
  • [17] Islamoglu G, 2019, INT C SYNTH MODEL AN, P9, DOI [10.1109/smacd.2019.8795293, 10.1109/SMACD.2019.8795293]
  • [18] JOET L, 2006, P IEEE AS SOL STAT C, P371
  • [19] Accelerating Chip Design With Machine Learning
    Khailany, Brucek
    Ren, Haoxing
    Dai, Steve
    Godil, Saad
    Keller, Ben
    Kirby, Robert
    Klinefelter, Alicia
    Venkatesan, Rangharajan
    Zhang, Yanqing
    Catanzaro, Bryan
    Dally, William J.
    [J]. IEEE MICRO, 2020, 40 (06) : 23 - 32
  • [20] Lavagno L., 2016, ELECT DESIGN AUTOMAT