A Review of Machine Learning Techniques in Analog Integrated Circuit Design Automation

被引:34
作者
Mina, Rayan [1 ]
Jabbour, Chadi [2 ]
Sakr, George E. [3 ]
机构
[1] St Joseph Univ Beirut, Dept Elect & Mech Engn, Beirut 10042020, Lebanon
[2] Inst Mines Telecom Paris, COMELEC, F-91120 Palaiseau, France
[3] Virgil Syst, Toronto, ON M5G 1E2, Canada
关键词
automated circuit sizing; machine learning; analog IC design; deep neural networks; OPTIMIZATION; LAYOUT;
D O I
10.3390/electronics11030435
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog integrated circuit design is widely considered a time-consuming task due to the acute dependence of analog performance on the transistors' and passives' dimensions. An important research effort has been conducted in the past decade to reduce the front-end design cycles of analog circuits by means of various automation approaches. On the other hand, the significant progress in high-performance computing hardware has made machine learning an attractive and accessible solution for everyone. The objectives of this paper were: (1) to provide a comprehensive overview of the existing state-of-the-art machine learning techniques used in analog circuit sizing and analyze their effectiveness in achieving the desired goals; (2) to point out the remaining open challenges, as well as the most relevant research directions to be explored. Finally, the different analog circuits on which machine learning techniques were applied are also presented and their results discussed from a circuit designer perspective.
引用
收藏
页数:20
相关论文
共 49 条
[1]   Review: Machine learning techniques in analog/RF integrated circuit design, synthesis, layout, and test [J].
Afacan, Engin ;
Lourenco, Nuno ;
Martins, Ricardo ;
Dundar, Gunhan .
INTEGRATION-THE VLSI JOURNAL, 2021, 77 :113-130
[2]  
Aggarwal CC., 2018, Neural networks and deep learning, DOI DOI 10.1007/978-3-319-94463-0
[3]   Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation [J].
Aiello, Orazio ;
Crovetti, Paolo ;
Alioto, Massimo .
IEEE ACCESS, 2020, 8 (08) :70890-70899
[4]  
Carusone T.C., 2012, ANALOG INTEGR CIRC S, V2nd ed.
[5]   An enhanced optimization kernel for analog IC design automation using the shrinking circles technique [J].
Dehbashian, Maryam ;
Maymandi-Nejad, Mohammad .
ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2017, 58 :62-78
[6]   A Hybrid Design Automation Tool for SAR ADCs in IoT [J].
Ding, Ming ;
Harpe, Pieter ;
Chen, Guibin ;
Busze, Benjamin ;
Liu, Yao-Hong ;
Bachmann, Christian ;
Philips, Kathleen ;
van Roermund, Arthur .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) :2853-2862
[7]  
Dumesnil E, 2014, IEEE I C ELECT CIRC, P758, DOI 10.1109/ICECS.2014.7050096
[8]   Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review [J].
Fayazi, Morteza ;
Colter, Zachary ;
Afshari, Ehsan ;
Dreslinski, Ronald .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (06) :2418-2431
[9]  
Fukuda M, 2017, I S INTELL SIG PROC, P622, DOI 10.1109/ISPACS.2017.8266553
[10]   Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network [J].
Gao, Zhengqi ;
Tao, Jun ;
Yang, Fan ;
Su, Yangfeng ;
Zhou, Dian ;
Zeng, Xuan .
2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,