The Implementation of Extended Arithmetics on FPGA-based Structures

被引：0

作者：

Palagin, Alexander ^{[1
]}

Opanasenko, Volodymyr ^{[1
]}

机构：

[1] NASU, VM Glushkov Inst Cybernet, Dept Microprocessor Devices, UA-03187 Kiev, Ukraine

来源：

PROCEEDINGS OF THE 2017 9TH IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS (IDAACS), VOL 2 | 2017年

关键词：

Designing; FPGA; format floating point arithmetic; system of linear equations; ADAPTIVE LOGICAL NETWORKS; HARDWARE; SYSTEMS; DESIGN;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A problem-oriented processor on the basis FPGA for high-precision calculations in floating-point formats (64-, 80-, 128-bit) for solving poorly conditioned systems of linear algebraic equations by the Gauss method was developed.

引用

页码：1014 / 1019

页数：6

共 21 条

[1]

[Anonymous], OPTICAL MEMORY NEURA

[2]

[Anonymous], 754 IEEE

[3]

[Anonymous], VIRT 4 FPGA US GUID

[4]

[Anonymous], 1991, MODELSIM TUT VERS 10

[5]

BASUVULA B, 2012, IJCSET, V2, P1383

[6]

Drozd A., 2011, P 6 IEEE INT C INT D, V1, P291

[7]

Drozd J, 2015, INT WORKSH INT DATA, P785, DOI 10.1109/IDAACS.2015.7341410

[8] Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers [J].

Jaiswal, Manish Kumar ;

Cheung, Ray C. C. .

2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, :25-28

[9]

Kharchenko V, 2017, STUD SYST DECIS CONT, V105, P1, DOI 10.1007/978-3-319-55595-9

[10]

Kondratenko Y., 2016, INT J COMPUTING, V15, P224, DOI DOI 10.47839/IJC.15.4.854

← 1 2 3 →