Output impedance analysis of digital-to-analogue converters

被引：2

作者：

Wu, X. ^{[1
]}

Steyaert, M. ^{[1
]}

机构：

[1] Katholieke Univ Leuven, ESAT MICAS, Louvain, Belgium

来源：

ELECTRONICS LETTERS | 2011年 / 47卷 / 24期

关键词：

D O I：

10.1049/el.2011.3122

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The main fundamental limitation of the dynamic performance of digital-to-analogue converters is their dynamic output impedances. Detailed analysis of the output impedance is provided in this Letter. A new formula is proposed to reveal that the change of output impedance during the input codes switching is the real limitation factor. To reduce this output impedance variation, two possible solutions are suggested and analysed.

引用

页码：1314 / U25

页数：2

共 6 条

[1]

Deveugele J, 2005, P WORKSH ADV AN CIRC, p[14, 51]

[2] A CMOS 10-Gb/s power-efficient 4-PAM transmitter [J].

Farzan, K ;

Johns, DA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) :529-532

[3] A 12 bit 2.9 GS/s DAC With IM3 <-60 dBc Beyond 1 GHz in 65 nm CMOS [J].

Lin, Chi-Hung ;

van der Goes, Frank M. L. ;

Westra, Jan R. ;

Mulder, Jan ;

Lin, Yu ;

Arslan, Erol ;

Ayranci, Emre ;

Liu, Xiaodong ;

Bult, Klaas .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) :3285-3293

[4]

Luschas S, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, P861

[5]

van den Bosch A., 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357), P1193, DOI 10.1109/ICECS.1999.814383

[6]

Van den Bosch A., 2004, STATIC DYNAMIC PERFO, DOI 10.1007/978-1-4757-6579-3

← 1 →