Design of a VLSI processor chip for three-dimensional instrumentation

被引:0
|
作者
Lee, SW
Hariyama, M
Kameyama, M
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Three-dimensional(3-D) instrumentation based on optical flow is a promising instrumentation method for intelligent systems in which accurate 3-D information is required. However, real-time instrumentation is difficult since much computation time and a large memory bandwidth are required. In this paper, a 3-D instrumentation VLSI processor with a concurrent memory-access scheme is proposed. To reduce the access time, frequently used data are stored in a cache register array and are concurrently transferred to processing elements using simple interconnections to the 8-nearest neighbor registers. Based on a row and column memory access pattern, we propose a diagonally interleaved frame memory by which pixel values of a row and column are stored across memory modules. Therefore, the pixel values are read in parallel from the frame memory. Based on the concurrent memory-access scheme, the performance of the processor is 2 million times faster than that of a 28.5 MIPS workstation.
引用
收藏
页码:951 / 954
页数:4
相关论文
共 50 条
  • [1] A three-dimensional instrumentation VLSI processor based on a concurrent memory-access scheme
    Lee, S
    Hariyama, M
    Kameyama, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (11) : 1491 - 1498
  • [2] Three-dimensional optoelectronic stacked processor by use of free-space optical interconnection and three-dimensional VLSI chip stacks
    Li, GQ
    Huang, DW
    Yuceturk, E
    Marchand, PJ
    Esener, SC
    Ozguz, VH
    Liu, Y
    APPLIED OPTICS, 2002, 41 (02) : 348 - 360
  • [3] Three-dimensional optoelectronic stacked processor by use of free-space optical interconnection and three-dimensional VLSI chip stacks
    Li, Guoqiang
    Huang, Dawei
    Yuceturk, Emel
    Marchand, Philippe J.
    Esener, Sadik C.
    Ozguz, Volkan H.
    Liu, Yue
    Applied Optics, 2002, 41 (02): : 348 - 360
  • [4] VLSI Design for High-Precision Three-Dimensional Depth Perception Chip
    GE Chenyang
    YAO Huimin
    ZHOU Yanhui
    DENG Pengchao
    Chinese Journal of Electronics, 2021, 30 (03) : 556 - 560
  • [5] VLSI Design for High-Precision Three-Dimensional Depth Perception Chip
    Ge Chenyang
    Yao Huimin
    Zhou Yanhui
    Deng Pengchao
    CHINESE JOURNAL OF ELECTRONICS, 2021, 30 (03) : 556 - 560
  • [6] Three-dimensional Pipeline Clock Network Design with Multi-Layer Processor Chip and Multi-Clock VLSI System
    Yang, Yun
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 19 - 22
  • [7] Correction of scoliosis by three-dimensional instrumentation
    宋相建
    中国临床康复, 2003, (02) : 326 - 326
  • [8] Design Space Exploration for Three-dimensional Network-on-chip
    Wu, Ji
    Xie, Dong-qing
    2015 INTERNATIONAL CONFERENCE ON SOFTWARE, MULTIMEDIA AND COMMUNICATION ENGINEERING (SMCE 2015), 2015, : 129 - 134
  • [9] Three-Dimensional Chip Imaging
    Woo, Marcus
    ENGINEERING, 2020, 6 (05) : 485 - 486
  • [10] Global interconnect design in a three-dimensional system-on-a-chip
    Joyner, JW
    Zarkesh-Ha, P
    Meindl, JD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 367 - 372