ACFS: A Completely Fair Scheduler for Asymmetric Single-ISA Multicore Systems

被引:6
|
作者
Carlos Saez, Juan [1 ]
Pousa, Adrian [2 ]
Castro, Fernando [1 ]
Chaver, Daniel [1 ]
Prieto-Matias, Manuel [1 ]
机构
[1] Univ Complutense, Madrid, Spain
[2] UNLP, II LIDI, La Plata, Argentina
来源
30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II | 2015年
关键词
Asymmetric multicore; scheduling; operating systems; CFS;
D O I
10.1145/2695664.2695714
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Single-ISA (instruction set architecture) asymmetric multicore processors (AMPs) were shown to deliver higher performance per watt and area than symmetric CMPs (Chip Multi-Processors) for applications with diverse architectural requirements. A large body of work has demonstrated that this potential of AMP systems can be realizable via OS scheduling. Yet, existing schedulers that seek to deliver fairness on AMPs do not ensure that equal-priority applications experience the same slowdown when sharing the system. Moreover, most of these schemes are also subject to high throughput degradation and fail to effectively deal with user priorities. In this work we propose ACFS, an asymmetry-aware completely fair scheduler that seeks to optimize fairness while ensuring acceptable throughput. Our evaluation on real AMP hardware, and using scheduler implementations on a general-purpose OS, demonstrates that ACFS achieves an average 11% fairness improvement over state-of-the-art schemes, while providing better system throughput.
引用
收藏
页码:2027 / 2032
页数:6
相关论文
共 21 条
  • [1] Towards completely fair scheduling on asymmetric single-ISA multicore processors
    Carlos Saez, Juan
    Pousa, Adrian
    Castro, Fernando
    Chaver, Daniel
    Prieto-Matias, Manuel
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 102 : 115 - 131
  • [2] Contention-Aware Fair Scheduling for Asymmetric Single-ISA Multicore Systems
    Garcia-Garcia, Adrian
    Carlos Saez, Juan
    Prieto-Matias, Manuel
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (12) : 1703 - 1719
  • [3] Fair-share scheduling in single-ISA asymmetric multicore architecture via scaled virtual runtime and load redistribution
    Kim, Myungsun
    Noh, Soonhyun
    Hyeona, Jinhwa
    Honga, Seongsoo
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 111 : 174 - 186
  • [4] Hardware Round-Robin Scheduler for Single-ISA Asymmetric Multi-core
    Markovic, Nikola
    Nemirovsky, Daniel
    Milutinovic, Veljko
    Unsal, Osman
    Valero, Mateo
    Cristal, Adrian
    EURO-PAR 2015: PARALLEL PROCESSING, 2015, 9233 : 122 - 134
  • [5] Adaptive Workload-Aware Task Scheduling for Single-ISA Asymmetric Multicore Architectures
    Chen, Quan
    Guo, Minyi
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, 11 (01)
  • [6] Using asymmetric single-ISA CMPs to save energy on operating systems
    Mogul, Jeffrey C.
    Mudigonda, Jayararn
    Binkert, Nathan
    Ranganathan, Parthasarathy
    Talwar, Vanish
    IEEE MICRO, 2008, 28 (03) : 26 - 41
  • [7] Model-Based Parallelizer for Embedded Control Systems on Single-ISA Heterogeneous Multicore Processors
    Zhong, Zhaoqian
    Edahiro, Masato
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 117 - 118
  • [8] Understanding Fundamental Design Choices in Single-ISA Heterogeneous Multicore Architectures
    Van Craeynest, Kenzo
    Eeckhout, Lieven
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2013, 9 (04)
  • [9] A Comprehensive Scheduler for Asymmetric Multicore Systems
    Carlos Saez, Juan
    Prieto, Manuel
    Fedorova, Alexandra
    Blagodurov, Sergey
    EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, 2010, : 139 - 152
  • [10] Stable Matching Scheduler for Single-ISA Heterogeneous Multi-core Processors
    Wang, Lei
    Liu, Shaoli
    Lu, Chao
    Zhang, Longbing
    Xiao, Junhua
    Wang, Jian
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, APPT 2015, 2015, 9231 : 45 - 59