Design and comparison of nine-level single-phase inverters with a pair of coupled inductors and two dc sources

被引:11
作者
Hashemizadeh-Ashan, Sasan [1 ]
Monfared, Mohammad [1 ]
机构
[1] Ferdowsi Univ Mashhad, Dept Elect Engn, Fac Engn, Mashhad 9177948974, Iran
关键词
invertors; inductors; semiconductor devices; nine-level single-phase inverters; coupled inductors; dc voltage sources; multilevel converters; half-bridge legs; low-voltage test bench; MULTILEVEL INVERTER; CONVERTER TOPOLOGIES; VOLTAGE SOURCES; REDUCED NUMBER; SWITCHES; IMPLEMENTATION; REDUCTION; SYSTEMS;
D O I
10.1049/iet-pel.2016.0021
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Four different nine-level single-phase inverters with coupled inductors are proposed in this study, for the first time. All proposed topologies are based on the well-known multilevel converters with two separate dc voltage sources in their structure, with some modifications to include a cell with the coupled inductors and a pair of half-bridge legs. Fewer number of semiconductor devices and dc sources and no need for split capacitors make the proposed inverters very attractive to both researchers and industry. The proposed inverters are compared with other conventional nine-level topologies from different points of view. Experimental results for these inverters on a low-voltage test bench are provided to demonstrate the validity of the analytical analysis.
引用
收藏
页码:2271 / 2281
页数:11
相关论文
共 33 条
[1]   Reduction of Power Electronic Elements in Multilevel Converters Using a New Cascade Structure [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyed Hossein ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (01) :256-269
[2]   Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J].
Babaei, E. ;
Hosseini, S. H. ;
Gharehpetian, G. B. ;
Haque, M. Tarafdar ;
Sabahi, M. .
ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1073-1085
[3]   A Cascade Multilevel Converter Topology With Reduced Number of Switches [J].
Babaei, Ebrahim .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (06) :2657-2664
[4]   A new simplified multilevel inverter topology for dc-ac conversion [J].
Ceglia, Gerardo ;
Guzman, Victor ;
Sanchez, Carlos ;
Ibanez, Fernando ;
Walter, Julio ;
Gimenez, Maria I. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (05) :1311-1319
[5]   A New Multilevel Converter Topology With Reduced Number of Power Electronic Components [J].
Ebrahimi, Javad ;
Babaei, Ebrahim ;
Gharehpetian, Gevorg B. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (02) :655-667
[6]   Three-limb Coupled Inductor Operation for Paralleled Multi-level Three-Phase Voltage Sourced Inverters [J].
Ewanchuk, Jeffrey ;
Salmon, John .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (05) :1979-1988
[7]   New Multilevel Converters With Coupled Inductors: Properties and Control [J].
Floricau, Dan ;
Floricau, Elena ;
Gateau, Guillaume .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (12) :5344-5351
[8]   A Novel Multilevel Inverter Based on Switched DC Sources [J].
Gupta, Krishna Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (07) :3269-3278
[9]   Performance evaluation of three-phase variable-speed DC drive systems with uniform PWM control [J].
Hamed, SA .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1997, 12 (02) :228-242
[10]   A Repetitive Control Scheme for Harmonic Suppression of Circulating Current in Modular Multilevel Converters [J].
He, Liqun ;
Zhang, Kai ;
Xiong, Jian ;
Fan, Shengfang .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (01) :471-481