Configurable platforms with dynamic platform management: an efficient alternative to application-specific system-on-chips

被引:2
作者
Sekar, K [1 ]
Lahiri, K [1 ]
Dey, SJ [1 ]
机构
[1] Univ Calif San Diego, Dept ECE, La Jolla, CA 92093 USA
来源
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA | 2004年
关键词
D O I
10.1109/ICVD.2004.1260942
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Emerging trends in system design indicate that in the future, a large role will be played by System-on-Chip (SoC) platforms consisting of general-purpose, configurable components. Commercially available SoC platforms provide some degrees of configurability, most of which are limited to one-time (static) customization of platform hardware. However, with increasing application diversity, time-varying requirements, and the convergence of multiple applications on the same platform, there is a growing need for SoC platforms that can be dynamically configured in order to adapt to changing requirements. In this paper, we propose general-purpose, dynamically configurable, SoC platforms featuring multiple configurability options, and illustrate their advantages over existing design styles. We survey technologies that aim at providing dynamically configurable platform components (e.g., processors, caches, memory sub-systems, bus architectures), and associated techniques for exploiting such configurability. In particular, we illustrate how run-time platform customization of configurable, general-purpose platforms using Dynamic Platform Management techniques (using a dual-access UMTS/WLAN security processing system as a case study) can achieve significant improvements in overall system performance and energy-efficiency.
引用
收藏
页码:307 / 315
页数:9
相关论文
共 94 条
[11]  
BROOKS D, 2000, P WKSHP COMPL EFF DE
[12]  
BUYUKTOSUNOGLU A, 2000, P WKSHP POW AW COMP
[13]  
Chandrakasan A.P., 1995, Low Power Digital CMOS Design
[14]   Cache-conscious structure layout [J].
Chilimbi, TM ;
Hill, MD ;
Larus, JR .
ACM SIGPLAN NOTICES, 1999, 34 (05) :1-12
[15]  
Chiou D. T., 1999, THESIS MIT
[16]  
CLARKE P, RECONFIGURABLE START
[17]  
Delaluz V, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P159
[18]  
DHODAPKAR AS, 2003, P INT S COMP ARCH MA, P233
[19]   Improving cache performance in dynamic applications through data and computation reorganization at run time [J].
Ding, C ;
Kennedy, K .
ACM SIGPLAN NOTICES, 1999, 34 (05) :229-241
[20]   Integrating adaptive on-chip storage structures for reduced dynamic power [J].
Dropsho, S ;
Buyuktosunoglu, A ;
Balasubramonian, R ;
Albonesi, DH ;
Dwarkadas, S ;
Semeraro, G ;
Magklis, G ;
Scott, ML .
2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2002, :141-152