共 7 条
[2]
Choi J., 2011, IEEE J SEMICONDUCTOR, V11
[3]
A time-interleaved track & hold in 0.13 μm CMOS sub-sampling a 4 GHz signal with 43dB SNDR
[J].
PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE,
2007,
:329-+
[4]
Okushima M, 2009, IEEE RAD FREQ INTEGR, P263
[5]
Sato T, 2004, ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, P347
[7]
Zito D., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P40, DOI 10.1109/ISSCC.2011.5746210