Voltage acceleration NBTI study for a 90nm CMOS technology

被引:0
|
作者
Wen, SJ [1 ]
Hinh, L [1 ]
Puchner, H [1 ]
机构
[1] Cypress Semicond Inc, Technol R&D, San Jose, CA 95134 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, NBTI lifetime data for 10% Idsat shift (and 10% Vtsat shift) vs. stress voltage for different transistor geometries with a nitrided thin gate oxide were measured over a wide range of stress gate voltages. It was found that the voltage acceleration factor increases with decreasing stress voltage resulting in a non-linearity of the log lifetime vs. stress voltage relationship. It was also found that the large area MOSFET exhibits NBTI saturation phenomena after stressing over a long time period before it reaches the 10% Idsat shift lifetime limit criteria. The lifetime vs. PMOSFET geometry will also be discussed in detail.
引用
收藏
页码:147 / 148
页数:2
相关论文
共 50 条
  • [31] Power Management Controller for Automotive MCU Applications in 90nm CMOS Technology
    Mansano, Andre
    Boas, Andre Vilas
    Olmos, Alfredo
    Pietri, Stefano
    Soldera, Jefferson D. B.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2545 - 2548
  • [32] Design of a Voltage Reference Circuit Based on Subthreshold and Triode MOSFETs in 90nm CMOS
    Mohammed, Mahmood
    Abugharbieh, Khaldoon
    Abdelfattah, Mahmoud
    Kawar, Sanad
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [33] A 5GS/s Voltage-to-Time Converter in 90nm CMOS
    Macpherson, Andrew R.
    Townsend, Kenneth A.
    Haslett, James W.
    2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 254 - 257
  • [34] Study on the Solution of Via Bottom Void in 90nm Technology
    Zhou, Dong-Yi
    He, Peng
    Sun, Ri-Hui
    Yang, Yi
    Kang, Xiao-Chun
    Jiang, Jian-Yong
    Lin, Paul-Chang
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 745 - 749
  • [35] The Stability Performance Analysis of SRAM Cell Topologies in 90nm and 130nm CMOS technology
    Gaadhe, Ajjay
    Shirode, Ujwal
    Kanphade, Rajendra
    2021 INTERNATIONAL CONFERENCE ON EMERGING SMART COMPUTING AND INFORMATICS (ESCI), 2021, : 733 - 736
  • [36] A 20GSps Track-and-Hold Circuit in 90nm CMOS Technology
    Kai, Tang
    Qiao, Meng
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 237 - 240
  • [37] A Low Voltage 6T SRAM Cell Design and Analysis Using Cadence 90nm And 45nm CMOS Technology
    Kalpana, T.
    Reddy, Challa Lakshmi
    Saranya, Bandaru
    Naveen, Poluboyina
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 188 - 194
  • [38] Characterization and model enablement of high-frequency noise in 90nm CMOS technology
    Jin, Zhenrong
    Li, Hongmei
    Sweeney, Susan
    Allamraju, Radhika
    Greenberg, David
    Jagannanthan, Basanth
    Parker, Scott
    Tian, Xiaowei
    NOISE AND FLUCTUATIONS IN CIRCUITS, DEVICES, AND MATERIALS, 2007, 6600
  • [39] Modeling of STI-induced stress phenomena in CMOS 90nm Flash technology
    Fantini, P
    Giuga, G
    Schippers, S
    Marmiroli, A
    Ferrari, G
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 401 - 404
  • [40] A 0.4 V Bulk-input Pseudo Amplifier in 90nm CMOS Technology
    Ahmadpour, A.
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 301 - 304