Voltage acceleration NBTI study for a 90nm CMOS technology

被引:0
|
作者
Wen, SJ [1 ]
Hinh, L [1 ]
Puchner, H [1 ]
机构
[1] Cypress Semicond Inc, Technol R&D, San Jose, CA 95134 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, NBTI lifetime data for 10% Idsat shift (and 10% Vtsat shift) vs. stress voltage for different transistor geometries with a nitrided thin gate oxide were measured over a wide range of stress gate voltages. It was found that the voltage acceleration factor increases with decreasing stress voltage resulting in a non-linearity of the log lifetime vs. stress voltage relationship. It was also found that the large area MOSFET exhibits NBTI saturation phenomena after stressing over a long time period before it reaches the 10% Idsat shift lifetime limit criteria. The lifetime vs. PMOSFET geometry will also be discussed in detail.
引用
收藏
页码:147 / 148
页数:2
相关论文
共 50 条
  • [21] An illustration of 90nm CMOS layout on PC
    Sicard, E
    Ben Dhia, S
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 315 - 318
  • [22] Performance Analysis and Simulation of Spiral and Active Inductor in 90nm CMOS Technology
    Sayem, Ahmed S.
    Rashid, Sakera
    Akter, Sohely
    Faruqe, Omar
    Hossam-E-Haider, Md
    2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION & COMMUNICATION TECHNOLOGY (ICEEICT), 2018, : 570 - 575
  • [23] Delaying forever: Uniaxial strained silicon transistors in a 90nm CMOS technology
    Mistry, K
    Armstrong, M
    Auth, C
    Cea, S
    Coan, T
    Ghani, T
    Hoffmann, T
    Murthy, A
    Sandford, J
    Shaheed, R
    Zawadzki, K
    Zhang, K
    Thompson, S
    Bohr, M
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 50 - 51
  • [24] Design and Challenges of Passive UHF RFID Tag in 90nm CMOS Technology
    Hong, Yang
    Chan, Chi Fat
    Guo, Jianping
    Ng, Yuen Sum
    Shi, Weiwei
    Ho, Marco
    Leung, Lai Kan
    Leung, Ka Nang
    Choy, Chiu Sing
    Pun, Kong Pang
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 69 - 72
  • [25] A 60GHz fully differential LNA in 90nm CMOS technology
    Malignaggi, Andrea
    Hamidian, Amin
    Boeck, Georg
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2014, 6 (02) : 109 - 113
  • [26] Implementation of STDP for Spintronics based SNN using 90nm CMOS Technology
    Kuruvithadam, Rose Mary
    Nalesh, S.
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [27] Monolithically Integrated Silicon Nanophotonics Receiver in 90nm CMOS Technology Node
    Assefa, Solomon
    Pan, Huapu
    Shank, Steven
    Green, William M. J.
    Rylyakov, Alexander
    Schow, Clint
    Khater, Marwan
    Kamlapurkar, Swetha
    Kiewra, Edward
    Reinholm, Carol
    Topuria, Teya
    Rice, Philip
    Baks, Christian
    Vlasov, Yurii
    2013 OPTICAL FIBER COMMUNICATION CONFERENCE AND EXPOSITION AND THE NATIONAL FIBER OPTIC ENGINEERS CONFERENCE (OFC/NFOEC), 2013,
  • [28] A Self-Calibrated Binary Weighted DAC in 90nm CMOS Technology
    Arbet, Daniel
    Nagy, Gabriel
    Stopjakova, Viera
    Gyepes, Gabor
    2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 383 - 386
  • [29] High speed, high gain OTA in a digital 90nm CMOS technology
    Berntsen, Oyvind
    Wulff, Carsten
    Ytterdal, Trond
    Norchip 2005, Proceedings, 2005, : 129 - 132
  • [30] Analysis and Evaluation of Charge-pumps Realizable in 90nm CMOS Technology
    Nagy, Gabriel
    Stopjakova, Viera
    Arbet, Daniel
    2014 24TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA 2014), 2014,