ASYNCHRONOUS SWITCHING FOR LOW-POWER OCTAGON NETWORK-ON-CHIP

被引:1
|
作者
El-Moursy, Magdy A. [1 ]
Shawkey, Heba A. [2 ]
机构
[1] Mentor Graph Corp, Cairo, Egypt
[2] Elect Res Inst, Microelect Dept, Cairo, Egypt
关键词
DESIGN;
D O I
10.1109/ICM.2010.5696132
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Asynchronous switching is proposed to achieve low power Network on Chip. Asynchronous switching reduces the power dissipation of the network if the activity factor of the data transfer between two ports alpha(d) is less than A alpha(c)+B alpha(dk).Closed form expressions for power dissipation of Octagon topology are provided for both synchronous and asynchronous switching. The area of the asynchronous switch is 50% greater than the area of the synchronous switch. However, the power dissipation of asynchronous switching could be decreased by up to 73.6%. Asynchronous switching becomes more efficient as technology advances and network density increases. A reduction in power dissipation reaches 81.3% for 256 IPs with the same chip size. Even with clock gating, asynchoronous switching achieves significant power reduction of 76.7% for 75% clock activity factor.
引用
收藏
页码:256 / 259
页数:4
相关论文
共 50 条
  • [31] PANE: Pluggable Asynchronous Network-on-Chip Simulator
    Ved, Sneha N.
    Singh, Sarabjeet
    Mekie, Joycee
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (01)
  • [32] A Novel Asynchronous Network-On-Chip Based on Source Asynchronous Signaling
    Nori, Venkata
    Chauviere, Baudouin
    Wibbels, Mackenzie J.
    Stevens, Kenneth S.
    2023 28TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, ASYNC, 2023, : 71 - 77
  • [33] BaBaNoC: An Asynchronous Network-on-Chip Described in Balsa
    Moreira, Matheus T.
    Magalhaes, Felipe G.
    Gibiluka, Matheus
    Hessel, Fabiano P.
    Calazans, Ney L. V.
    RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 37 - 43
  • [34] Asynchronous Network-on-Chip Architecture for Neuromorphic Processor
    Yang Z.
    Wang L.
    Shi W.
    Peng L.
    Wang Y.
    Xu W.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (01): : 17 - 29
  • [35] CURE: A High-Performance, Low-Power, and Reliable Network-on-Chip Design Using Reinforcement Learning
    Wang, Ke
    Louri, Ahmed
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (09) : 2125 - 2138
  • [36] Green phase difference coding with low switching activity for Network-on-Chip
    Liu, Yi
    Xu, Changqing
    Ma, Shuai
    Yang, YinTang
    Zhu, Zhangming
    IEICE ELECTRONICS EXPRESS, 2015, 12 (14):
  • [37] A Unique Low Power Network-on-Chip Virtual Channel Router
    Srrayvinya, O. L. M.
    Vinodhini, M.
    Murty, N. S.
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 30 - 34
  • [38] ANSim: A Fast and Versatile Asynchronous Network-On-Chip Simulator
    Glint, Tom
    Sah, Jitesh
    Awasthi, Manu
    Mekie, Joycee
    2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 619 - 622
  • [39] A reconfigurable baseband platform based on an asynchronous network-on-chip
    Lattard, Didier
    Beigne, Edith
    Clermidy, Fabien
    Durand, Yves
    Lemaire, Romain
    Vivet, Pascal
    Berens, Friedbert
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (01) : 223 - 235
  • [40] Virtual Synaptic Interconnect Using an Asynchronous Network-on-Chip
    Rast, Alexander D.
    Yang, Shufan
    Khan, Mukaram
    Furber, Steve B.
    2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, : 2727 - 2734