Simplified Simulation and Measurement of the Signal Transfer Function of a Continuous-Time Pipelined Analog-to-Digital Converter

被引:4
|
作者
Basavaraj, Nishanth [1 ]
Manivannan, Saravana [2 ,3 ]
Pavan, Shanthi [1 ]
机构
[1] Indian Inst Technol Madras, Dept Elect Engn, Chennai 600036, Tamil Nadu, India
[2] Indian Inst Technol Madras, Chennai 600036, Tamil Nadu, India
[3] Indian Inst Technol Roorkee, Roorkee 246667, Uttar Pradesh, India
关键词
Pipeline; STF measurement; oversampling; residue; digital reconstruction; continuous-time (CT) ADC; MASH ADC; MHZ-BW; DB;
D O I
10.1109/TCSII.2022.3179772
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The continuous-time pipeline (CTP) analog-to-digital converter is a power- and area-efficient realization of an anti-alias filter + ADC cascade. The signal transfer function (STF), which is the transfer function of the anti-alias filter, is an important property of the CTP ADC. It is conventionally characterized by exciting the ADC with multiple input sinusoids. We demonstrate that a single-tone excitation is enough to determine the STF of the CTP ADC over its useful frequency range. The theory is supported by measurement results from a three-stage CTP ADC designed in a 65 nm CMOS process. The converter, equivalent to a sixth-order anti-alias filter + ADC, achieves 70 dB SNDR in a 100MHz bandwidth while sampling at f(s)= 800 MHz.
引用
收藏
页码:3993 / 3997
页数:5
相关论文
共 12 条
  • [1] Continuous-Time Pipelined Analog-to-Digital Converters: A Mini-Tutorial
    Pavan, Shanthi
    Shibata, Hajime
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (03) : 810 - 815
  • [2] A Pipelined Memristive Neural Network Analog-to-Digital Converter
    Danial, Loai
    Sharma, Kanishka
    Kvatinsky, Shahar
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [3] High-Speed Oversampled Continuous-Time Analog-to-Digital Converters
    Caldwell, Trevor
    Shibata, Hajime
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1001 - 1004
  • [4] A Time-Domain Perspective of the Signal Transfer Function of a Continuous-Time ΔΣ Modulator
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (02) : 81 - 85
  • [5] Multi-Channel Analog-to-Digital Conversion Techniques Using a Continuous-Time Delta-Sigma Modulator Without Reset
    Kumar, R. S. Ashwin
    Krishnapura, Nagendra
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3693 - 3703
  • [6] A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications
    Varzaghani, A
    Yang, CKK
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 276 - 279
  • [7] A 1.4 GS/s TI Pipelined-SAR analog-to-digital converter in 22-nm FDSOI CMOS
    Karrari, Hamid
    Andreani, Pietro
    Tan, Siyu
    2023 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE, NORCAS, 2023,
  • [8] Improved Sigma-Delta Analog-to-Digital Converter using time stretching technique.
    Coppinger, F
    Magoon, V
    Bhushan, AS
    Jalali, B
    TERAHERTZ AND GIGAHERTZ PHOTONICS, 1999, 3795 : 18 - 25
  • [9] A 1.33 Gsps 5-bit 2 Stage Pipelined Flash Analog to Digital Converter for UWB Targeting 8 stage Time Interleaving Architecture
    Sivakumar, Balasubramanian
    Vydhyanathan, Athreya
    Ismail, Mohammed
    2008 1ST MICROSYSTEMS AND NANOELECTRONICS RESEARCH CONFERENCE, 2008, : 189 - +
  • [10] A 3.68 aFrms Resolution Continuous-Time Bandpass ΔΣ Capacitance-to-Digital Converter for Full-CMOS Sensors in 0.18 μm CMOS
    Park, Sujin
    Chae, Hyungil
    Cho, Seonghwan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (06) : 1657 - 1666