A Case for Efficient Accelerator Design Space Exploration via Bayesian Optimization

被引:0
|
作者
Reagen, Brandon [1 ]
Hernandez-Lobato, Jose Miguel [2 ]
Adolf, Robert [1 ]
Gelbart, Michael [3 ]
Whatmough, Paul [1 ,4 ]
Wei, Gu-Yeon [1 ]
Brooks, David [1 ]
机构
[1] Harvard Univ, Cambridge, MA 02138 USA
[2] Univ Cambridge, Cambridge, England
[3] Univ British Columbia, Vancouver, BC, Canada
[4] ARM Res, Cambridge, England
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we propose using machine learning to improve the design of deep neural network hardware accelerators. We show how to adapt multi-objective Bayesian optimization to overcome a challenging design problem: optimizing deep neural network hardware accelerators for both accuracy and energy efficiency. DNN accelerators exhibit all aspects of a challenging optimization space: the landscape is rough, evaluating designs is expensive, the objectives compete with each other, and both design spaces (algorithmic and microarchitectural) are unwieldy. With multi-objective Bayesian optimization, the design space exploration is made tractable and the design points found vastly outperform traditional methods across all metrics of interest.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Design space exploration of neural network accelerator based on transfer learning
    吴豫章
    ZHI Tian
    SONG Xinkai
    LI Xi
    HighTechnologyLetters, 2023, 29 (04) : 416 - 426
  • [42] Efficient search of compositional space for hybrid organic-inorganic perovskites via Bayesian optimization
    Herbol, Henry C.
    Hu, Weici
    Frazier, Peter
    Clancy, Paulette
    Poloczek, Matthias
    NPJ COMPUTATIONAL MATERIALS, 2018, 4
  • [43] Design space exploration of neural network accelerator based on transfer learning
    Wu Y.
    Zhi T.
    Song X.
    Li X.
    High Technology Letters, 2023, 29 (04) : 416 - 426
  • [44] ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator
    Li, Zhisheng
    Wang, Lei
    Dou, Qiang
    Tang, Yuxing
    Guo, Shasha
    Zhou, Haifang
    Lu, Wenyuan
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2017, 2018, 600 : 22 - 34
  • [45] Design Space Exploration of Power Efficient Cache Design Techniques
    Kapania, Ashish
    Aradhya, H. V. Ravish
    ADVANCES IN NETWORKS AND COMMUNICATIONS, PT II, 2011, 132 : 362 - 371
  • [46] Bayesian Optimization for Efficient Heterogeneous MPSoC based DNN Accelerator Runtime Tuning
    Zhu, Xuqi
    Gao, Cong
    Saha, Sangeet
    Zhai, Xiaojun
    McDonald-Maier, Klaus D.
    2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, : 355 - 356
  • [47] Efficient Design Space Exploration of OpenCL Kernels for FPGA Targets Using Black Box Optimization
    Ghaffari, Alireza
    Savaria, Yvon
    IEEE ACCESS, 2021, 9 : 136819 - 136830
  • [48] Efficient Design Space Exploration of OpenCL Kernels for FPGA Targets Using Black Box Optimization
    Ghaffari, Alireza
    Savaria, Yvon
    Ghaffari, Alireza (seyed-alireza.ghaffari@polymtl.ca), 1600, Institute of Electrical and Electronics Engineers Inc. (09): : 136819 - 136830
  • [49] Latent Space Bayesian Optimization With Latent Data Augmentation for Enhanced Exploration
    Boyar, Onur
    Takeuchi, Ichiro
    NEURAL COMPUTATION, 2024, 36 (11) : 2446 - 2478
  • [50] PABO: Pseudo Agent-Based Multi-Objective Bayesian Hyperparameter Optimization for Efficient Neural Accelerator Design
    Parsa, Maryam
    Ankit, Aayush
    Ziabari, Amirkoushyar
    Roy, Kaushik
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,