A Case for Efficient Accelerator Design Space Exploration via Bayesian Optimization

被引:0
|
作者
Reagen, Brandon [1 ]
Hernandez-Lobato, Jose Miguel [2 ]
Adolf, Robert [1 ]
Gelbart, Michael [3 ]
Whatmough, Paul [1 ,4 ]
Wei, Gu-Yeon [1 ]
Brooks, David [1 ]
机构
[1] Harvard Univ, Cambridge, MA 02138 USA
[2] Univ Cambridge, Cambridge, England
[3] Univ British Columbia, Vancouver, BC, Canada
[4] ARM Res, Cambridge, England
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we propose using machine learning to improve the design of deep neural network hardware accelerators. We show how to adapt multi-objective Bayesian optimization to overcome a challenging design problem: optimizing deep neural network hardware accelerators for both accuracy and energy efficiency. DNN accelerators exhibit all aspects of a challenging optimization space: the landscape is rough, evaluating designs is expensive, the objectives compete with each other, and both design spaces (algorithmic and microarchitectural) are unwieldy. With multi-objective Bayesian optimization, the design space exploration is made tractable and the design points found vastly outperform traditional methods across all metrics of interest.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Preference Exploration for Efficient Bayesian Optimization with Multiple Outcomes
    Lin, Zhiyuan Jerry
    Astudillo, Raul
    Frazier, Peter, I
    Bakshy, Eytan
    INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND STATISTICS, VOL 151, 2022, 151
  • [22] CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search
    Feng, Kaijie
    Fan, Xiaoya
    An, Jianfeng
    Wang, Haoyang
    Li, Chuxi
    NEUROCOMPUTING, 2025, 623
  • [23] A multi parametric optimization based novel approach for an efficient Design Space Exploration for ASIC design
    Parvathanen, TulasiKrishna
    Sachdeva, Priyam
    Dhanuka, Suraj Kumar
    Gagrani, Mohit
    Sarkar, Pallabi
    2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 868 - 873
  • [24] Performance Modeling of Stencil Computing on a Stream-Based FPGA Accelerator for Efficient Design Space Exploration
    Dohi, Keisuke
    Okina, Koji
    Soejima, Rie
    Shibata, Yuichiro
    Oguri, Kiyoshi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (02): : 298 - 308
  • [25] Design Space Exploration for Heterogenous SoC Integrated with Matrix Accelerator
    Wei, Jinghe
    Zhang, Ling
    Yu, ZongGuang
    Liu, De
    2020 IEEE 2ND INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCS 2020), 2020, : 40 - 43
  • [26] Broadening the Exploration of the Accelerator Design Space in Embedded Scalable Platforms
    Piccolboni, Luca
    Mantovani, Paolo
    Di Guglielmo, Giuseppe
    Carloni, Luca P.
    2017 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2017,
  • [27] An aCCELERATOR-AWARE MICROARCHITECTURE SIMULATOR FOR DESIGN SPACE EXPLORATION
    Gao, Di
    Zhuo, Cheng
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [28] Bayesian Multi-objective Hyperparameter Optimization for Accurate, Fast, and Efficient Neural Network Accelerator Design
    Parsa, Maryam
    Mitchell, John P.
    Schuman, Catherine D.
    Patton, Robert M.
    Potok, Thomas E.
    Roy, Kaushik
    FRONTIERS IN NEUROSCIENCE, 2020, 14
  • [29] HGBO-DSE: Hierarchical GNN and Bayesian Optimization based HLS Design Space Exploration
    Kuang, Huizhen
    Cao, Xianfeng
    Li, Jingyuan
    Wang, Lingli
    2023 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, ICFPT, 2023, : 106 - 114
  • [30] Efficient search of compositional space for hybrid organic–inorganic perovskites via Bayesian optimization
    Henry C. Herbol
    Weici Hu
    Peter Frazier
    Paulette Clancy
    Matthias Poloczek
    npj Computational Materials, 4